

# SLC & MLC Hybrid



**Nelson Duann** Product Marketing Manager Silicon Motion, Inc.

Tel: +886-2-2219-6688 nelson.duann@siliconmotion.com.tw 3F, No. 96, Mingcyuan Rd., Sindian City, Taipei, Taiwan



### Agenda

SSD Today & Challenges

 The Hybrid SLC + MLC concept

 The Hybrid Technology
 About Silicon Motion



#### • Why SSD have not taken off $\rightarrow$ #1 price..

- 95% of SSD products today used SLC NAND components
- SLC price is about 3X MLC with the same density
- 90%+ of NAND output from flash makers is MLC NAND
- SSD won't become mainstream applications without using MLC NAND
- What are the technical concerns to use MLC for SSD applications?
  - Performance -- longer programming time
  - Endurance low program/erase cycles



- MLC is slow in host write CMD, especially for ran. write
  - NAND flash requires "erase" before writing data to old blocks.
  - MLC need 2 ms to 3 ms, and SLC need 1.5 ms to erase a block
  - MLC need average 800 us to program a page (strong page 200 to 400 us, weak page 1.2 to 1.5ms). SLC only need 200 us.
- How to improve MLC SSD performance?
  - NAND flash components might not be able to improve very much
  - Controller's architecture in cache management and flash memory control



#### MLC has limited endurance

- The program and erase cycle of each MLC block is limited
- MLC is around 5K to 10K cycles, SLC is 100k cycles

#### How to improve endurance of SSD with MLC NAND?

- Better wear-leveling algorithm -> Treat all NAND components as one memory unit (global wear-leveling)
- Overcome data swapping endurance concern by storing the frequently updated data in the reliable area.

5



#### Add caching mechanism

- Bigger internal SRAM as cache
- Utilize DRAM as cache

## Use both SLC and MLC (hybrid mode)

6



	Pure SLC Based Flash	Pure MLC Based Flash	
Performance	Fast access speed (2 times > MLC) Good	Slow access speed	
Durability	<b>Good endurance</b> (10~20 times > MLC)	<b>Poor endurance</b> (5K-10K program/erase)	
Cost	<b>Expensive</b> (2-3 times > MLC)	Cheaper 6000	

#### Why not combine SLC & MLC chips in SSD?



## Agenda

SSD Today & Challenges
 The Hybrid SLC + MLC concept

The Hybrid Technology

About Silicon Motion



SMI Global Wear Leveling would even the erase count of all blocks, effectively wear level the entire SSD to extend the life expectancy..

- Manage all NAND flash components as one unified flash memory.
- Map host device's logical addresses into NAND flash physical addresses equally and randomly.
- Endurance will be further improved when the total density increases.



Example: SM2240 Program: Fill to 50% capacity, Copy 256M-> Compare >Delete Flash Type: K9F8G08U0M x 4

Block Address





#### **MLC cost with SLC performance and endurance!**



- SMI's proprietary "Hot Block Filter" & Flash management would monitor the flash write status and pick up Hot Blocks
  - Hot Block means a block whose data is frequently updated
- Move "Hot (physical) Blocks" whose logical blocks are frequently updated into SLC area, for better performance & endurance
- Move 'Cold (physical) Blocks' whose logical blocks are less frequently updated into MLC, for storage



# Flash Memory Hybrid Wear Leveling Result

SUMMI

200

100 0

0

August 2008

Santa Clara, CA USA

2000

4000

6000

8000

Block Address

10000



Flash Type: K9K8Gx2 + K9LBGx2 



- SMI hybrid SSD SLC/MLC ratio is configurable depends on the targeted application(s).
- Assuming overall frequent data is 'X' GB: Hybrid SSD = X GB in SLC + (total capacity – X)GB in MLC
  - Through "SMI Hot Block Filter", 'X' GB frequent data will be automatically moved to SLC portion. Result in a hybrid SSD that performs as a pure SLC SSD in read/write & endurance, and save the cost difference with MLC.



- For Example: a 72 GB hybrid SSD (8GB SLC + 64GB MLC).
  - In a typical consumer application: if frequent updated data size is ~ 8GB, through Hot Block Filter of the hybrid SSD, the 8GB hot data will mostly located in SLC flash.

#### **Benefits**

- Cost: fraction of pure SLC
- Performance: 2 times > pure MLC
- Endurance: 3 times > pure MLC
- Data integrity as SLC
- User experience as the SLC



## Agenda

SSD Today & Challenges

The Hybrid SLC + MLC concept

The Hybrid Technology

About Silicon Motion

FlashMemory SMI WW Operations Support Global Focus





# Flash Memory PATA/SATA SSD Product Roadmap

ΡΑΤΑ	•CFA4.1 UDMA5 •2-CH, 8 CE/ch •R/W: 50/45 MB/s •4 bit RS ECC •Static WL within MU •MP: Now	•PATA, UMDA6 •2-CH, 8 CE/ch •R/W: 50/45 MB/s •13/24b 1KB BCH ECC •Global WL •MP: Q3'08	<ul> <li>PATA. UDMA6</li> <li>4-CH, 16 CE/ch</li> <li>R/W: 100/80 MB/s</li> <li>8bit BCH ECC</li> <li>Global Wear</li> <li>Leveling</li> <li>PATA- BGA-144</li> <li>MP: Q3,'08</li> </ul>	
SATA		•SATA II, UDMA6 •A-CH, 16 CE/ch •R/W: 100/80 MB/s •8bit BCH ECC •Global Wear Leveling •SATA- QFP-128 •MP: Q3, '08	•SATA II, UMDA6 •4-CH, 16 CE/ch •R/W: 100/80 MB/s •13/24b 1KB BCH ECC •Global Wear Leveling •SATA- QFP-128 •MP: Q1, '09	•32-bit RISC CPU •SATA II, 8-CH, 16 CE/ch •R/W: 200/180MB/s •13/24b 1KB BCH ECC •External DRAM Buffer •High Speed NAND •MP: Q2 '09
Santa Clara, CA USA August 2008	Q2, '08	Q3, '08	Q4, '08	<b>Q1, '09</b> 17



## Thank You!



marketing@siliconmotion.com.tw