




# 3D IC Architecture for SSD-in-a-Chip

Sang-Yun Lee  
CEO of BeSang Inc.

# SSD-in-a-Chip


## Ultra Low Cost SSD Solution



# 3D IC Architecture

## For SSD-in-a-Chip


- ❖ Material: **Single crystalline silicon**
- ❖ Process temperature: **400 °C** or below
- ❖ Flash cell structure: **Vertical transistor**
- ❖ No. of stacking memory layers: **5**
- ❖ Stacked memory Layer Thickness: **< 500 nm**
- ❖ Overall effective flash memory cell size : **0.1 F<sup>2</sup>**



3D IC from BeSang Inc.

# 3D IC Process Flow Overview


## STEP 1: Conventional CMOS Wafer




## STEP 2: Donor Wafer





## STEP 3: Wafer Bonding & Detaching



## STEP 4: Thin Silicon Layer on Top of CMOS Circuitry




## Single-Chip 3-D ICs




4. An SEM (above) of the vertical memory cells of a 10 kb flash memory array is shown with schematics (left) depicting the stacked memory and CMOS circuitry.

# High Density Vertical Flash Memory Cell Structure




# Vertical Transistor



- ❖ Channel length is independent to litho
- ❖ Low standby leakage current
- ❖ Large driving current
- ❖ Low SER (Soft Error Rate)
- ❖ **Better E/W for non-volatile memory**


*Degradation of Reliability of Flash Cell*



Source: Hynix


# How Small Silicon Pillar Can Be?

It will work down to 3 nm.



Source: IME

20 nm silicon vertical transistor







Source: Samsung

3 nm silicon nano-wire flash memory



# SSD-in-a-Chip Structure

**0.1 F<sup>2</sup>**  
 Effective Cell Size  
 with 5-Layer Stacking





# 3D IC vs. Cross-Point Memories

	<b>3D IC</b>	<b>Cross-Point Memories</b>
<b>Memory Stacking Density</b>	 <p>5-Layer Stacking</p>	 <p>40-Layer Stacking</p>
<b># of mask per bit</b>	< 1	3
<b>Material</b>	Single-Crystalline Silicon	Emerging Materials
<b>Multi-bit per cell</b>	YES	NO ?

# Summary

- ❖ Single-crystalline silicon
  - Most reliable, manufacturable, multi-bit per cell enabled
- ❖ Vertical flash with multi-bit per cell
- ❖ Multi-layer stacking 3D IC
  - SSD control logic + High speed buffer + High density flash
- ❖ Ultra low cost SSD-in-a-Chip

