

Modifying a DRAM controller to support LPDDR2-NVM

Marc Greenberg Director, Technical Marketing Denali Software, Inc.

Santa Clara, CA USA August 2009



Agenda

- What is LPDDR2?
- Why is a DRAM controller a good starting point for LPDDR2-NVM?
- What are some major controller changes required to support LPDDR2-NVM?
- What system changes are necessary for NVM?
- Conclusion



What is LPDDR2?

- JEDEC standard JESD209-2
- Replacement for:
 - LPDDR1-DRAM
 - Popular technology, however 6 years old
 - LPDDR1-NVM (NOR)
 - PSRAM + Bare NOR
- More speed, more density, less power, lower voltage (1.2v), fewer pins... AND...
- Sharing of DRAM and NVM on the same bus




What is LPDDR2-NVM?

- NVM = Non-Volatile Memory
- Intent: LPDDR2-NVM should support memory technologies that allow execute-in-place:
 - NOR Flash
 - Phase Change Memory (PCM)
- Several barriers exist which would make attachment of NAND Flash difficult
 - If the system requires NAND, use Bare NAND, managed NAND, flash cards, etc.



Using LPDDR2-NVM







August 2009



Why is a DRAM controller a good starting place for LPDDR2-NVM?

- LPDDR2-NVM was designed to be compatible with SDRAM
- Similar system assumptions
 - Read access (RAS) time within 1 order of magnitude
 - Random-ish access (not block access)
 - Buffered Writes
- Good DRAM memory controller design & architecture will yield good results for NVM



What are some major controller changes required to support LPDDR2-NVM?

- Supporting heterogeneous memories
 - Different size and organization
 - Some different timing parameters
- NVM Boot Mode
- Mode Register Read Capability
- 3-phase addressing
 - Addition of "Preactivate" command
- Row Buffer Allocation Mechanism
- Few changes to LPDDR2-DRAM PHY

Santa Clara, CA USA August 2009



LPDDR2 NVM Support – Architectural Decisions

- Command queue: separated or unified
 - Separated: must arbitrate for command access, extra care required for coherency
 - Unified: risk of NVM commands blocking DRAM commands
- Row Buffer allocation algorithm
- DNV Support
- Memory controller interaction with driver



What system changes are necessary for NVM?

- Usual Flash System Changes
 - Drivers
 - Writes only No driver interaction expected for reads
 - Block oriented erase-before-write
 - Probably NOR only probably not required for PCM
- Driver must manage NVM "Overlay Window"
- Boot
 - Need to figure out how to boot system from the NVM device using low-speed boot mode, then switching to operational speed



Conclusion

- LPDDR2-NVM was architected to be compatible with LPDDR2-NVM
- Good architectural design of an LPDDR2-DRAM controller will yield good results with LPDDR2-NVM
- Several changes are necessary
- Denali's Memory Controller and PHY for LPDDR2-NVM+ DDR2/LPDDR2 DRAM is in development for end 2009 delivery