



Storage Class Memory the Future of Solid State Storage

Rich Freitas
IBM

Santa Clara, CA USA
August 2009



SNIA Legal Notice

- The material contained in this tutorial is copyrighted by the SNIA.
- Member companies and individual members may use this material in presentations and literature under the following conditions:
 - Any slide or slides used must be reproduced in their entirety without modification
 - The SNIA must be acknowledged as the source of any material used in the body of any document containing material from these presentations.
- This presentation is a project of the SNIA Education Committee.
- Neither the author nor the presenter is an attorney and nothing in this presentation is intended to be, or should be construed as legal advice or an opinion of counsel. If you need legal advice or a legal opinion please contact your attorney.
- The information presented herein represents the author's personal opinion and current understanding of the relevant issues involved. The author, the presenter, and the SNIA do not assume any responsibility or liability for damages arising out of any reliance on or use of this information.

NO WARRANTIES, EXPRESS OR IMPLIED. USE AT YOUR OWN RISK.

Santa Clara, CA USA
August 2009


2

Abstract

- **Storage Class Memory**
the Future of Solid State Storage
 - This tutorial describes 8 new technologies currently under development in research labs around the world that promise to replace today's NAND Flash technology. These new technologies - collectively called Storage Class Memory (SCM) - provide higher performance, lower cost, and more energy efficient solutions than today's SLC/MLC NAND Flash products. In this tutorial we extrapolate SCM technology trends to 2020 and analyze the impact on storage systems. The material is intended for those people that are closely watching the impact to the storage industry - brought about by NAND Flash - and want to understand what's next.


Santa Clara, CA USA
August 2009

3



Santa Clara, CA USA
August 2009

4




Definition of Storage Class Memory

- A new class of data storage/memory devices
 - many technologies compete to be the 'best' SCM
- *SCM blurs the distinction between*
 - **MEMORY** (*fast, expensive, volatile*) and
 - **STORAGE** (*slow, cheap, non-volatile*)
- SCM features:


- Non-volatile
 - Short Access times (~ DRAM like)
 - Low cost per bit (DISK like – by 2020)
 - Solid state, no moving parts

Santa Clara, CA USA
August 2009

5



Storage Class Memory



A solid-state memory that blurs the boundaries between storage and memory by being low-cost, fast, and non-volatile.

- SCM system requirements for **Memory (Storage)** apps
 - No more than 3-5x the Cost of enterprise HDD (< \$1 per GB in 2012)
 - <200nsec (<1 μsec) Read/Write/Erase time
 - >100,000 Read I/O operations per second
 - >1GB/sec (>100MB/sec)
 - Lifetime of 10^9 – 10^{12} write/erase cycles
 - 10x lower **power** than enterprise HDD

Santa Clara, CA USA
August 2009

6

Flash Memory Summit

Criteria to Judge an SCM Technology

- Device Capacity [GB]
- Cost [\$/GB]
- Speed (Latency, R/W Access Time) [ns]
- Speed (Bandwidth, R/W) [GB/sec]
- Random/Block Access
- Write Endurance (#Writes before death)
- Read Endurance (#Reads before death)
- Data Retention Time [Years]
- Power Consumption [Watts]
- Reliability (MTBF) [Million hours]
- Volumetric Density [TB/liter]
- Power On/Off Transit Time [sec]
- Shock & Vibration [g-force]
- Temperature Resistance [°C]
- Radiation Resistance [Rad]

**Key Requirement:
- Data Integrity is a Given!**


15 Criteria !

Santa Clara, CA USA
August 2009

7

Flash Memory Summit

SCM Compared to Existing Technologies




Santa Clara, CA USA
August 2009

8

Density is Key

Cost competition between IC, magnetic, and optical devices comes down to **effective areal density**.



Device	Critical feature-size F	Area (F^2)	Density (Gbit /sq. in)
Hard Disk	50 nm (MR width)	1.0	250
DRAM	45 nm (half pitch)	6.0	50
NAND (2 bit)	43 nm (half pitch)	2.0	175
NAND (1 bit)	43 nm (half pitch)	4.0	87

Santa Clara, CA USA August 2009 [Fontana:2004, web searches]

Cost Structure of Silicon-based Technology

Cost determined by

- cost per wafer
- # of dies/wafer
- memory area per die [sq. μm]
- memory density [bits per $4F^2$]
- patterning density [sq. μm per $4F^2$]




Chart courtesy of Dr. Chung Lam, IBM Research updated version of plot from 2008 IBM Journal R&D article



Candidate Device Technologies

- Improved Flash
- **FeRAM** (Ferroelectric RAM)
- **MRAM** (Magnetic RAM)
 - Racetrack Memory
- **RRAM** (Resistive RAM)
 - Memristor
- Solid Electrolyte
- Phase Change Memory

Santa Clara, CA USA
August 2009


11




Emerging SCM Technologies

Memory technology remains an active focus area for the industry


FLASH Extension	FeRAM	MRAM	PCRAM	RRAM	Solid Electrolyte
Trap Storage	Ramtron	IBM	Ovonyx	IBM	Axon
Saifun <i>NROM</i>	Fujitsu	Infineon	BAE	Sharp	Infineon
Tower	STMicro	Freescall	Intel	Unity	
Spansion	TI	Philips	STMicro	Spansion	
Infineon	Toshiba	STMicro	Samsung	Samsung	
Macronix	Infineon	HP	Elpida		
Samsung	Samsung	NVE	IBM		
Toshiba	NEC	Honeywell	Macronix		
Spansion	Hitachi	Toshiba	Infineon		
Macronix	Rohm	NEC	Hitachi		
NEC	HP	Sony	Philips		
Nano-x'tal	Cypress	Fujitsu			
Freescall	Matsushita	Renesas			
Matsushita	OkI	Samsung			
	Hynix	Hynix			
	CelIs	Fujitsu			
	Seiko Epson	TSMC			



Santa Clara, CA USA
64Mb FeRAM (Prototype)
0.13um 3.3V



4Mb MRAM (Product)
0.18um 3.3V




4Mb PCRAM (Product)
0.25um 3.3V



512Mb PCRAM
(Prototype) 0.1um 1.8V

12




Candidate Device Technologies

- Improved Flash
- **FeRAM** (Ferroelectric RAM)
- **MRAM** (Magnetic RAM)
 - Racetrack Memory
- **RRAM** (Resistive RAM)
 - Memristor
- **Solid Electrolyte**
- **Phase Change Memory**


Santa Clara, CA USA
August 2009

13



Improved Flash

- Flash – based on the metal-oxide-silicon (MOS) transistor with redesigned “floating gate”
 - Voltage threshold (V_{th}) is shifted by the charge near the gate, enabling non-volatile memory function



- Tradeoff exists between scaling, speed, and endurance
 - Designers are choosing to hold speed & endurance constant to continue scaling


Santa Clara, CA USA
August 2009

14

Flash Memory Summit **Improved Flash...**

- Data-retention requirements limit the tunnel oxide thickness ($\leq 7\text{nm}$)
- Unacceptable interference between adjacent memory devices occurs when spacing between word lines shrinks to $\leq 40\text{nm}$
- Recent advances in metal gates and high-k dielectric materials research (SONOS, TANOS) have provided improvements in erase and retention characteristics
 - Silicon-oxide-nitride-oxide-silicon (SONOS)
 - Tantalum-nitride-oxide-silicon (TANOS)
- With these advances NAND Flash will scale to at least the 22nm technology

Technology: 40nm → 30nm → 20nm



Floating Gate
<40nm ???

SONOS
Charge trapping in SiN trap layer

TANOS
Charge trapping in novel trap layer coupled with a metal-gate (TaN)

Santa Clara, CA USA
August 2009


15

Flash Memory Summit **Candidate Device Technologies**

- Improved Flash**limited scalability/endurance
- FeRAM** (Ferroelectric RAM)
- MRAM** (Magnetic RAM)
 - Racetrack Memory
- RRAM** (Resistive RAM)
 - Memristor
- Solid Electrolyte**
- Phase Change Memory**


Santa Clara, CA USA
August 2009

16




FeRAM (Ferroelectric RAM)


ferroelectric material
such as
lead zirconate titanate
($\text{Pb}(\text{Zr}_x\text{Ti}_{1-x})\text{O}$) or PZT



metallic electrodes



select transistor




[Sheikholeslami:2000]

- Ferroelectric capacitor formed by sandwiching Fe material between two metallic electrodes
- To detect the state of the ferroelectric capacitor:
 - Apply voltage pulse to take the device to one extreme of its hysteresis loop producing a current spike whose magnitude depends on the initial state (**destructive read**)
 - Readout voltage produced by the charging of the bitline capacitance by this current can be compared with a reference voltage

Santa Clara, CA USA
August 2009

17




FeRAM (Ferroelectric RAM)

- Lots of attention in 1998-2003
 - Successfully used in Playstation 2 (embedded memory)
- Initially – very strong candidate to be the next NVRAM due to its non-volatility plus DRAM characteristics
 - Speed (as low as 20ns)
 - Low power
 - Low voltage operation
 - Straightforward CMOS integration
- Problem – cell size does not scale
 - Signal is directly proportional to cell size (scaling = reduced signal)
- More Problems – fatigue/insufficient remanent polarization, imprint, retention, high temp processing
 - Most recent work addresses embedded memory applications

Santa Clara, CA USA
August 2009

18




Candidate Device Technologies

- **Improved Flash**.....limited scalability/endurance
- **FeRAM** (Ferroelectric RAM).....limited scalability
- **MRAM** (Magnetic RAM)
 - Racetrack Memory
- **RRAM** (Resistive RAM)
 - Memristor
- **Solid Electrolyte**
- **Phase Change Memory**


Santa Clara, CA USA
August 2009

19




MRAM (Magnetic RAM)

Simple MTJ
(magnetic tunnel junction)




(a)

MTJ with pinned layer




(b)

MTJ with pinned "synthetic antiferromagnet"



(c)

Toggle MRAM



(d)

Tunneling current depends upon the relative magnetizations of the two magnetic layers. (TMR)

Pin the magnetization of the bottom layer with antiferromagnetic layer.


Stabilize pinned layer with coupled layer pair.

Prevent false switching by replacing free layer with coupled layer pair.

Magnetic free layer	Tunnel barrier layer	Underlayers
Magnetic pinned layer	Ru spacer layer	Seed layer
	Antiferromagnetic exchange bias layer	Substrate

[Gallagher:2006]

- inherently fast write speed
- straightforward placement above the silicon
- very high endurance (no known wear-out mechanism)
- write by passing current through two nearby wires




Writing "0"

Word Line Bit Line

Santa Clara, CA USA
August 2009

20




Problems with MRAM

- Substantial progress made 2001 – 2004
- Commercially available as embedded memory
- **BUT**, write currents are very high – do not appear to scale well
 - electromigration even at 180nm node
- Possible solutions
 - heat MTJ to reduce required current
 - use “spin-torque” effect
 - rotate magnetization by passing current through the cell, but this causes a wear-out mechanism (thin tunneling layers)
- **Alternative:** store data in magnetic domain walls by building a magnetic racetrack in the third dimension

Santa Clara, CA USA
August 2009

21




Candidate Device Technologies

- **Improved Flash**.....limited scalability/endurance
- **FeRAM** (Ferroelectric RAM).....limited scalability
- **MRAM** (Magnetic RAM).....write current too high
 - **Racetrack Memory**
- **RRAM** (Resistive RAM)
 - **Memristor**
- **Solid Electrolyte**
- **Phase Change Memory**


Santa Clara, CA USA
August 2009

22




Magnetic Racetrack Memory


- Alternative to previous MRAM technologies presented
- Data stored as pattern of magnetic domains in long nanowire or "racetrack" of magnetic material
- Current pulses move domains along racetrack
- Use deep trench to get many (10-100) bits per 4F2



a 3-D shift register




DRAM Trench



Magnetic Race Track Memory
Stuart Parkin (IBM)

Santa Clara, CA USA
August 2009

23




Magnetic Racetrack Memory


- Need deep trench with notches to "pin" domains
- Need sensitive sensors to "read" presence of domains
- Must insure a moderate current pulse moves every domain one and only one notch
- Basic physics of current-induced domain motion being investigated

Promise (10-100 bits/F²) is enormous...

- demonstrated 3 bits in 2003, 6 bits Dec08
- currently working on 10 bits


...but scientists are still working on a basic understanding of the physical phenomena





Santa Clara, CA USA
August 2009

24




Candidate Device Technologies

- **Improved Flash**.....limited scalability/endurance
- **FeRAM (Ferroelectric RAM)**.....limited scalability
- **MRAM (Magnetic RAM)**.....write current too high
 - **Racetrack Memory**.....basic research, good potential
- **RRAM (Resistive RAM)**
 - **Memristor**
- **Solid Electrolyte**
- **Phase Change Memory**


Santa Clara, CA USA
August 2009

25




RRAM (Resistive RAM)

- Materials that can be switched between two distinct resistance states using suitable voltages
- Numerous examples of materials showing hysteretic behavior in their I-V curves
- Known for fast switching speeds (<50ns) and low program current (down to 10 μ A)
- Problems: very poor endurance (600 cycles), poor retention (up to 8 months), high reset current
- Mechanisms not completely understood, but major materials classes include:
 - metal nanoparticles in **organics**
 - could they survive high processing temperatures?
 - oxygen vacancies in **transition-metal oxides**
 - forming step sometimes required
 - scalability unknown
 - no ideal combination yet found of
 - low switching current
 - high reliability & endurance
 - high ON/OFF resistance ratio
 - metallic filaments in **solid electrolytes**



(c)




(d)

SrTiO₃:Cr
Chromium doped strontium titanium oxide

[Karg:2008]

Santa Clara, CA USA
August 2009

26




Candidate Device Technologies


- **Improved Flash**.....limited scalability
- **FeRAM (Ferroelectric RAM)**.....limited scalability
- **MRAM (Magnetic RAM)**.....write current too high
 - **Racetrack Memory**.....basic research, good potential
- **RRAM (Resistive RAM)**.....significant problems to resolve
 - **Memristor**
- **Solid Electrolyte**
- **Phase Change Memory**


Santa Clara, CA USA
August 2009

27



Memristor






CROSSBAR ARCHITECTURE: A memristor's structure, shown here in a scanning tunneling microscope image, will enable dense, stable computer memories. IMAGE © STANLEY WILLIAMS/HP/LAURE

Memristance – property of electronic component

- 4th passive element after capacitors, inductors and resistors
- Resistance dependent upon direction of flow of charge
- When flow of charge is stopped the component “remembers” its resistance
- When flow of charge is started again, its resistance will be what it “remembered”

- Memristance gets stronger as components shrink in size
- Early in development

[Williams 2008]



28


Candidate Device Technologies

- **Improved Flash**.....limited scalability
- **FeRAM** (Ferroelectric RAM).....limited scalability
- **MRAM** (Magnetic RAM).....write current too high
 - **Racetrack Memory**.....basic research, good potential
- **RRAM** (Resistive RAM).....significant problems to resolve
 - **Memristor**.....early in development
- **Solid Electrolyte**
- **Phase Change Memory**


Solid Electrolyte

- Create high resistance contrast by forming a metallic filament through insulator sandwiched between an inert cathode and an oxidizable anode.

Cathode
Metal Filament
Insulator
Anode



- Applying a small voltage at the anode reduces metal ions at the cathode and injects ions into the electrolyte by means of oxidation at the anode.
- Electrodeposited filament grows out of cathode until it contacts anode causing abrupt voltage drop.
- **Reverse bias** reverses process.




Advantages

- Program/erase at very low currents
- High speed (1us)
- Good endurance demonstrated
- Integrated cells demonstrated

Issues

- Retention
- Sensitivity to processing temperatures
- Fab-unfriendly materials (Ag)




Candidate Device Technologies


- **Improved Flash**.....limited scalability/endurance
- **FeRAM (Ferroelectric RAM)**.....limited scalability
- **MRAM (Magnetic RAM)**.....write current too high
 - **Racetrack Memory**.....basic research, good potential
- **RRAM (Resistive RAM)**.....significant problems to resolve
 - **Memristor**.....early in development
- **Solid Electrolyte**.....in development, promising
- **Phase Change Memory**

Santa Clara, CA USA
August 2009

31



Phase Change Memory




Bit-line

PCM
"programmable resistor"

Word-line

Access device
(transistor, diode)



Voltage

temperature

time

"RESET" pulse

T_{melt}

"SET" pulse



T_{cryst}



Potential headache:
High power/current
→ affects scaling!

Potential headache:
If crystallization is slow
→ affects performance!

Santa Clara, CA USA
August 2009


32





Issues for Phase Change Memory

- Keeping the RESET current low
- Multi-level cells (for >1bit / cell)
- Is the technology scalable?



PCM Characteristics

Basic requirements


- ✓ widely separated SET and RESET resistance distributions
- ✓ switching with accessible electrical pulses
- ✓ the ability to read/sense the resistance states without perturbing them
- ✓ high write **endurance** (many switching cycles between SET and RESET)
- ✓ long data **retention** ("10-year data lifetime" at some elevated temperature)
 - avoid unintended re-crystallization
- ✓ **fast** SET speed
- ✓ **MLC** capability – more than one bit per cell

Phase Change Nano-Bridge

- Invented in Dec 2006
- memory device with ultra-thin films (3nm)
- works at the 22nm node
- fast SET (<100ns)
- low RESET current (<100µa)

Santa Clara, CA USA
August 2009

37



Outlook of PCM

Scaling outlook appears to be "good" for PC-RAM

By adding two bits per cell, Intel and ST Microelectronics have put phase-change memory on par with today's flash technology, says [H.-S. Philip Wong](#), professor of electrical engineering at [Stanford University](#). Intel has already mastered a similar trick with flash


Phase-change memory has made a lot of progress in the past few years, Wong adds. "A few years ago it looked promising," he says. "But now it's going to happen. There's no doubt about it."

February 4, 2008
[<http://www.technologyreview.com/Infotech/20148/>]

→ Focus now on novel IP, implementation, and cost reduction.

Santa Clara, CA USA
August 2009

38




Candidate Device Technologies

- **Improved Flash**.....limited scalability/endurance
- **FeRAM (Ferroelectric RAM)**.....limited scalability
- **MRAM (Magnetic RAM)**.....write current too high
 - **Racetrack Memory**.....basic research, good potential
- **RRAM (Resistive RAM)**.....significant problems to resolve
 - **Memristor**.....early in development
- **Solid Electrolyte**.....in development, promising
- **Phase Change Memory**....it's going to happen

Santa Clara, CA USA
August 2009

39



In Comparison...

	Improved Flash	FeRAM	MRAM	Racetrack
Knowledge level	advanced development	product	product	basic research
Smallest demonstrated cell	4F² (1F ² per bit)	15F ² (@130nm)	25F² @180nm	—
Prospects for... ...scalability	maybe (enough stored charge?)	poor (integration, signal loss)	poor (high currents)	unknown (too early to know, good potential)
...fast readout	yes	yes	yes	yes
...fast writing	NO	yes	yes	yes
...low switching Power	yes	yes	NO	uncertain
...high endurance	poor (1e ⁷ cycles)	yes	yes	should
...non-volatility	yes	yes	yes	unknown
...MLC operation	yes	difficult	NO	yes (3-D)

Santa Clara, CA USA
August 2009

40

In Comparison...

	RRAM	Memristor	Solid Electrolyte	PCRAM
Knowledge level	Early development	Early development	development	advanced development
Smallest demonstrated cell	—	—	8F ² @90nm (4F ² per bit)	5.8F ² (diode) 12F ² (BJT) @90nm
Prospects for...	unknown	unknown	promising (filament-based, but new materials)	promising (rapid progress to date)
...scalability				
...fast readout	yes	yes	yes	yes
...fast writing	sometimes	sometimes	yes	yes
...low switching Power	sometimes	sometimes	yes	poor
...high endurance	poor	poor	unknown	yes
...non-volatility	sometimes	sometimes	sometimes	yes
...MLC operation	yes	yes	yes	yes

Santa Clara, CA USA
August 2009

41

- Take - Aways**
- ▶ One or more of these technologies will successfully be introduced within the next 5 years or so, bringing us lower costs and higher performance
 - ▶ NAND Flash still has a lot of life left and will serve the storage industry well
 - ▶ Most likely technologies to replace NAND Flash (in order):
 1. Phase Change Memory
 2. Solid Electrolyte
 3. Racetrack Memory
 4. Memristor
 - ▶ No date projections yet for these new technologies, but...
 - Numonyx announced in Feb 2008 that they were sampling 128Mb, 90nm Phase Change Memory parts ("Alverstone")
- Santa Clara, CA USA
August 2009
- 42

Q&A / Feedback

- Please send any questions or comments on this presentation to SNIA: tracksolidstate@snia.org

Many thanks to the following individuals
for their contributions to this tutorial.

- SNIA Education Committee

Dr. Winfried W. Wilcke
Geoffrey W. Burr
Bulent Kurdi
Dr. Richard Freitas
Phillip R. Mills

References

- FAST2009 Tutorial
 - Freitas, Wilcke, Burr, and Kurdi, Storage Class Memory: Technology and Use
 - <http://www.usenix.org/events/fast/tutorials/T3.pdf>
- IBM Journal of Research and Development
 - **Special issue on storage**
 - <http://www.research.ibm.com/journal/rd52-45.html>
 - **Four papers related to SCM**

▪ Questions?