

NAND Flash Solid State Storage Performance and Capability -- an In-depth Look

lance l. smith, Fusion-io

SNIA Legal Notice

- The material contained in this tutorial is copyrighted by the SNIA.
- Member companies and individual members may use this material in presentations and literature under the following conditions:
	- Any slide or slides used must be reproduced in their entirety without modification
	- The SNIA must be acknowledged as the source of any material used in the ۰ body of any document containing material from these presentations.
- This presentation is a project of the SNIA Education Committee.
- Neither the author nor the presenter is an attorney and nothing in this presentation is intended to be, or should be construed as legal advice or an opinion of counsel. If you need legal advice or a legal opinion please contact your attorney.
- The information presented herein represents the author's personal opinion and current understanding of the relevant issues involved. The author, the presenter, and the SNIA do not assume any responsibility or liability for damages arising out of any reliance on or use of this information.

NO WARRANTIES, EXPRESS OR IMPLIED. USE AT YOUR OWN RISK.

Abstract

NAND Flash Solid State Storage Performance and Capability

"This presentation provides an in-depth examination of the fundamental theoretical performance, capabilities, and limitations of NAND Flash-based Solid State Storage (SSS). The tutorial will explore the raw performance capabilities of NAND Flash, and limitations to performance imposed by mitigation of reliability issues, interfaces, protocols, and technology types. Best practices for system integration of SSS will be discussed. Performance achievements will be reviewed for various products and applications. "

Mechanical Drives have hit their limits

- Platter stability degrades at higher speeds
- Short-stroking reduces capacity for seek time
- Capacity is limited by smaller form factors

Solid State Storage continues to evolve

- Greatest bit density (bits per cubic volume)
- Random IOPS are 250 times greater ٠
- MLC increases capacity and lowers costs
- Advanced error correction improves reliability
- Performance and Capacity are intertwined

Education

Mechanical Drives have hit their limits

- Platter stability degrades at higher speeds
- Short-stroking reduces capacity for seek time
- Capacity is limited by smaller form factors

Solid State Storage continues to evolve

- Greatest bit density (bits per cubic volume)
- Random IOPS are 250 times greater ٠
- MLC increases capacity and lowers costs
- Advanced error correction improves reliability
- Performance and Capacity are intertwined

4

Data Integrity + Performance

Reliability & Data Integrity

There can be no data integrity trade-off for performance

Media Reliability / Availability

◆ The GOOD

- No moving parts
- Post infant mortality (catastrophic) device failures are rare
- Predictable wear out ۰

The BAD

- Relatively high bit error rate, which increases with wear ٠
- Higher density and MLC increases bit error rate ۰
- Program and Read Disturbs

The UGLY

- Partial Page Programming
- Data retention is poor at high temperature and wear ٠
- Infant mortality is high (large number of parts…) ٠

Education **Controller Reliability ManagementSNIA**

- ◆ Wear leveling & Spare Capacity
- Read & Program Disturb control
- Data & Index Protection
	- ECC Correction
	- Internal RAID
	- Data Integrity Field (DIF)

Management

Poor Media + Great Controller = Great SSS Solution

Education **Data Integrity versus Performance SNIA**

Performance is about ROI

Lower OpEx

- ◆ Less HW Maintenance
- **Example 3 Less SW Maintenance**
- Greater Uptime
- Less Power/Cooling
- **State Fewer Diverse Skills**

Lower CapEx

- **E**ewer CPUs
- **Less RAM**
- Less Network Gear
- Fewer SW Licenses
- **Example 2 Space**

◆ The GOOD

- Performance is excellent (wrt HDDs)
- High performance per power (IOPS/Watt)
- Low pin count: shared command / data bus \rightarrow good balance ٠

The BAD

- Not really a random access device ٠
	- Block oriented \sum
	- R/W access speed imbalance $\sum_{i=1}^{n}$
	- Slow effective write (erase/transfer/program) latency
- Performance changes with wear

The UGLY

- Some controllers do read/erase/modify/write $\sum_{i=1}^{n}$
- Others use inefficient garbage collection ٠

Education **Performance Drivers – SSS Design**

- ◆ Number of NAND Flash Chips (Die)
- Number of Channels (Real / Pipelined)
- Interconnect
- Data Protection (internal/external RAID; DIF; ECC…)
- SLC / MLC Flash Type
- Effective Block Size (LBA; Sector)
- **Write Amplification Efficiency**
- ◆ Garbage Collection (GC) Efficiency
- Bandwidth Throttling
- Buffer Capacity & Mgmt

◆ Bandwidth Only (Not IOPS)

- Large Transfers (Data length = Integer times die count)
- ***** Infinite Buffer
- Reads/Writes queued for maximum bandwidth
- No system latency
- Read/Write Ratio %'s fixed
	- 100/0, 75/25, 50/50, 25/75, 0/100
	- Steady State, 100% Efficient GC (EB erase/EB written = 1)
- \bullet Maximum Total BW for SATA-II and PCI-e X4
	- No overhead considered

Bandwidth Depends on Die Count

Theoretical BW (MB/s) v Number of Die (SLC, MLC)

Education

Education **Single-Level versus Multi-Level CellNIA**

Read / write performance imbalance closed with additional banks Greater R/W imbalance in MLC requires more banks

Features directly affecting performance measurements

Education **Measured vs Theoretical BandwidthNIA**

Measured versus Theoretical Max BW

- PCI-C BW Measured
- 10 channels (SLC; 4 die per bus; 4 CS per bus)

16

- **SATA-B BW Measured**
- ****PCle-X4 Max BW**
- SATA-II Max BW

Measured BW as % of Theoretical Max

Access Process (Physics Ignored)

Read Access

- Address Chip / EB / Page
- Load Page into Register
- Transfer Data From Register 1-byte per cycle

Typical NAND Flash Die:

- 2000 Erase Blocks (EB)
- 64 Pages per EB
- 4000 Bytes per Page
- 500 MByte Total Capacity

◆ Write Access

- Address Chip / EB
- Erase EB
- …some time later…
	- Address Chip / EB / Page
	- Transfer Data To Register 1-byte per cycle
	- Program Register to Page

Education **T Example 1: Read/Erase/Modify/WritelA**

Example 2: Read/Modify/Write

Implicit wear leveling; EB-1 \rightarrow EB-2 \rightarrow EB-3 Presumes that destination EB-2 & EB-3 erased prior to transfer of data \rightarrow higher performance (than previous "Read/Erase/Modify/Write" example)

Example 3: Garbage Collection

\blacktriangleright In this example,

- \bullet COPIED DATA: {b, c, j, k, l, m, q, r} 8 blocks
- \cdot NEW DATA $\{W, X, Y, B', C', Z, A, R'\}$ 8 blocks
- **50% (8 of 16) writes are user initiated**
- **50% (8 of 16) writes are internal movement (overhead)**

Important:

- 50% of EB-1 was "invalid data"
- **EXECUTE: 10% had been "invalid data?"**
- GC efficiency is dependent upon % of reserve capacity

Tower of Hanoi

Want to do this in fewer moves? Add more pegs!

If a high percentage of total storage capacity utilized **AND**

- A High percentage of data has no correlation-in-time **AND**
- Continuous writing (no recovery time for GC) **THEN…**

Efficiency of GC greatly diminished

Pathological Write Condition

Performance vs R/W Ratio

Read/Write Collisions → Drop in Mixed Performance

NAND Flash Solid State Storage Performance and Capability © 2009 Storage Networking Industry Association. All Rights Reserved.

Tuesday, August 18, 2009

25

Scalability versus R/W Ratio

RMS Scalability (# SSS Units)

Normalized RMS IOPS v Scale

RMS of Bandwidth v Scale

Normalized RMS Bandwidth v Scale

© 2009 Storage Networking Industry Association. All Rights Reserved.

27

120000

100000

80000

60000

40000

20000

0

75/25 R/W IOPS 75/25 R/W Bandwidth (MB/s) 900 SATA-A SATA-A 800 SATA-B **SATA-B** 700 PCI-C -PCI-C

600

500

400

300

200

100

Education **Performance vs Block Size (75/25)**

28

트

SATA-A Scalability vs R/W vs Block Siz&NIA

NAND Flash Solid State Storage Performance and Capability © 2009 Storage Networking Industry Association. All Rights Reserved.

29

Education

SATA-B Scalability vs R/W vs Block SizeNIA

NAND Flash Solid State Storage Performance and Capability © 2009 Storage Networking Industry Association. All Rights Reserved.

Tuesday, August 18, 2009

30

Education

Education

© 2009 Storage Networking Industry Association. All Rights Reserved.

- ◆ Data / Index Protection (RAID and DIF) \blacktriangleright Scalability
- Compare system- or data-center-level
	- Not device
- Best case: test on real application
	- Not benchmark
	- Plan to do tuning to reach top perf. / objectives
	- Applications may have contra-indicated optimizations
		- > Keeping data in close physical proximity (short stroking)
		- Caching algorithms

Bandwidth / IOPS at

- **Block size(s) you need** \boxtimes
- ٠ **R/W ratio you use**
- **Steady State / Burst** ٠
- Reserve capacity used \boxtimes
- Data's temporal relationship
- **Scalability** ۰
- RAIDing \boxtimes
- BOL / EOL

Design impacts on data integrity; \boxtimes life; failures & perf.

- ECC robustness \boxtimes
- Write amplification / GC efficiency
- Internal RAID
- Bandwidth throttling ⊠
- Partial Page Programming

Test Conditions

- **Workload**
- Temporal Relationships
- \boxtimes User capacity / reserve capacity

\boxtimes Please send any questions or comments on this presentation to SNIA: **:** *tracksolidstate@snia.org*

Many thanks to the following individuals for their contributions to this tutorial. - SNIA Education Committee

> **Jonathan Thatcher Khaled Amer Phil Mills Rob Peglar Marius Tudor**