

Improving System Performance and Longevity with a New NAND Flash Architecture

Jin-Ki Kim Vice President, Research & Development MOSAID Technologies Inc.



- Background
- Technical Innovations
- Solutions for Emerging Applications
- Summary









- Primary focus is density for cost and market adoption
- Page-based program and block-based erase



Erase Program Mismatch (**EPM**) = A*B*C



Erase Program Mismatch (EPM) is a key parameter to degrading write efficiency (i.e. increase write amplification factor)







Reliability degradation combined with the current NAND architecture trend introduces a negative impact on computing applications



 System lifetime heavily relies on NAND architecture and features

> , Write Efficiency = <u>Total Data Written by Host</u> Total Data Written to NAND

↓↑↓↓ Total Host Writes = NAND Endurance Cycle * System Capacity * Write Efficiency * Wear Leveling Efficiency

> System Lifetime = Total Host Writes Host Writes per Day

NAND Architecture Innovation Current NAND Flash Architecture

mory

SUMMIT



NAND Architecture Innovation **FlexPlane with 2-tier Row Decoder Scheme**

- Smaller & Flexible Page Size (2KB/4KB/6KB/8KB)
- Smaller & Flexible Erase Size
- Lower power consumption due to segmented pp-well
- Extend system lifetime

August 2009



NAND Architecture Innovation 2-Dimensional Page Buffer Scheme



Santa Clara, CA USA August 2009 Micron 32Gb NAND Flash in 34nm, 2009 ISSCC



NAND Core Innovation Page-pair & Partial Block Erase

- Minimize Erase Program Mismatch (EPM)
- Improve write efficiency



MOSAID's Erase Scheme*





* Jin-Ki Kim, "Low Stress Program and Single Wordline Erase Schemes for NAND Flash Memory", IEEE NVSMW Aug. 2007.



Memory HyperLink (HLNAND™) Flash





Point-to-point ring topology

- Synchronous DDR signaling with source termination only
- Up to 255 devices in a ring without speed degradation
- Dynamically configurable bus width from 1-8 bits
- HL1 parallel clock distribution to 266MB/s
- HL2 source synchronous clocking to 800MB/s, backward compatible to HL1





- HLNAND bridge chip MCP with 4-NANDs stacked
- HL1 (DDR-200/266) using NAND in MCP fully compliant to HLNAND spec







- Use cost effective DDR2 SDRAM 200-pin SO-DIMM form factor and sockets
- 8 x 64Gb or 8 x 128Gb HLNAND MCP (4 on each side)





- Four independent HyperLink interface (266MB/s)
- Aggregate bandwidth of 1066MB/s regardless of # of module





- All high speed signals fully shielded with 1:1 ratio between signal and power/ground
- 6 Vss, 3 Vdd (1.8V), 3 Vdd3 (3.3V) per channel in/out
- Vref and Reset pins shared by all channels
- 5 pin SPD interface
- Forward compatible to HL2 800MB/s source synchronous clocking



System Configurations with HLDIMM



Non-Interleave - 1066MB/s Aggregate Throughput











20





 Fully populated memory capacity of 512GB or 1TB is achieved using 64GB and 128GB HLDIMM modules within only 60cm² of motherboard area.





- The driving forces in future Flash memory are the memory architecture & feature innovation that will support emerging system architectures and applications
- Using HLNAND Flash, Storage Class Memory is viable today using proven NAND flash technology



Resource for HLNAND Flash www.HLNAND.com

Available

- 64Gb MLC MCP sample
- 64GB HLDIMM sample
- Architectural Specification
- Datasheets
- White papers
- Technical papers
- Verilog Behavioral model

