

### **Enterprise NVMHCI** Enabling Enterprise Class PCIe SSDs with Unmatched Performance

Amber Huffman Principal Engineer Intel Corporation



Peter Onufryk Director of Engineering IDT



Santa Clara, CA August 2010

Special thanks to NVMHCI Workgroup Members for contributions & support.





- PCIe SSD Opportunity & Value Proposition
- Why Enterprise NVMHCI
- Interface Attributes
- Queue Mechanism & Command Issue/Completion Path
- Commands & Arbitration
- Out of Order Data Delivery
- Firmware Update
- Security
- End-to-end Data Protection
- Summary





### Gap in the Storage/Memory Hierarchy is Growing



NVM is filling the price/performance gap between DRAM and HDD, thereby creating the "I/O Memory Tier"

Inter

Santa Clara, August 2010



### Platform PCle Connectivity Continues to Rise



Platform native PCIe connectivity continues to rise. Enables PCIe SSDs to effectively fill the gap in I/O Memory Tier.







### **PCIe SSD Value Proposition**

36+ lanes

µsec matter

- The market is delivering PCIe SSDs to deliver unmatched performance
  - Plentiful PCIe lanes •
  - Stunning performance opportunity ullet
  - With PCIe scalability ullet
  - Lower latency •
  - Lower cost with direct attach •

#### **OCZ Launches 4th Generation PCIe SSDs**

6:00 PM - April 6, 2010 by Kevin Parrish - source: Tom's Hardware US

OCZ's new Z-Drive PCIe-based SSDs feature removable NAND movements.

OCZ Technology Group announced today its move into mass production with the fourth generation of PCIe-based solid state drives, the new Z-Drive R2 SSD series. This will actually be the second rendition of the original Z-Drive drives, adding "greater performance and design flexibility" thanks to optimized,



tom's

#### Seagate teams with LSI to enter PCIe-based SSD game By Darren Murph 🖾 posted Jan 26th 2010 1:26PM

engadget

Seagate didn't bother serving up a gaggle of new wares at CES this year, but judging by its release shot out today, it's hoping to make a serious splash in the SSD market a bit later on. Thanks to collaboration from LSI, the outfit is expected to deliver its own line of PCI Express-based solid state storage solutions. We're guessing these devices will be similar in scope to the PCIe SSDs already outed by Fusion-io and OCZ Technol

> 3 GB/s (PCIe Gen2 x8)

> 6 GB/s (PCIe Gen3 x8)

Eliminate HBA cost



interchangeable NAND modules--this will allow for Fusion-io ioMemory VSL Treats Flash Storage As A "New Memory Tier"

Wednesday, July 21, 2010 - by Ray Willington

It's difficult to say if or when Fusion-io's newest with many things in the technology field, what a

will take, which is a new flash-optimized OS subsystem.



companies have had time to adopt the new process. We are guessing that's exactly the path that ioMemory

average consumer, but as



TESTED AND BURNED IN TESTED AND BURNED IN DISCOUNTING OF INCOMPANY OF INTENTIANY OF INTENTIN' OF INTENTIONA NY OF INTENTIANY OF INTENTINANY OF INTENTINANY OF INTENTIANY OF INTENTIANY OF INTENTANY OF INTENTY OF INTENTANY OF INTENTY OF INTENTANY OF INTENTY OF to the consumer once kinks have been worked out, prices have adjusted downward and more partner



Santa Clara, CA August 2010





### **Enterprise Storage Tiers**



PCIe SSD attributes of high IOPs, high bandwidth, low latency, and lower cost are a great match to the emerging Cache Tier.

IIILEIZ

August 2010

Source: Tony Roug, Rex Peairs, Frank Hady, Roger Peene





# **Enabling Faster Adoption**

- Analysts see a great opportunity for PCIe SSDs in Enterprise
  - Forecasts are from 10% to 40% of Enterprise segment in 2013
- A standard driver and consistent feature set will help place growth for PCIe SSDs on the faster curve

100% 80% 60% 40% 20% 0% 2010 2011 2012 2013 2014 \* June 2010 Estimates

#### **PCIe Enterprise Interface Growth**

- Adoption inhibitors: Different implementation & unique drivers
  - Today, SSD vendors provide drivers for each OS that OEMs must validate
  - Today, SSDs implement different subsets of features in different ways
- To enable faster adoption and interoperability of PCIe SSDs, industry leaders are defining the Enterprise NVMHCI standard
  - Standard register programming interface & feature set definition
  - Enables standard drivers to be written for each OS
  - Enables interoperability between implementations shortening validation cycles



### **Companies Driving Enterprise NVMHCI Specification** SandForce Micron SAMSUNG DEL FUITSU HITACHI **Inspire the Next** ntel DT PMC Microsoft **LeCro** Circundar INK

The NVMHCI Workgroup includes 55+ members, focused on delivering streamlined NVM solutions.

iliconMotion

\*Other names and brands may be claimed as the property of others

Santa Clara, August 2010 Mobile



### **Microsoft**<sup>®</sup>

"A standardized interface functions as a foundation, enabling a volume market for technology innovation while avoiding the compatibility issues that arise from multiple, proprietary interfaces. Enterprise customers are requesting standard interfaces be used on non-volatile-memory products as an enabler to assist broad adoption."

> Steve Olsson Lead Program Manager, Storage and File Systems Microsoft

Santa Clara, CA August 2010





### **Microsoft**<sup>®</sup>

"A standardized interface functions as a foundation anabling

a volume compa interfa interfa enable



"The lack of a standard register level interface presents numerous problems when integrating PCIe SSDs into our products, including longer qualification times and functionality that is not uniformly implemented across vendors. Fujitsu Technology Solutions sees Enterprise NVMHCI as an important part of enabling broad adoption in PCIe SSDs emerging in the Enterprise space by resolving these concerns. Joining the working group was a natural choice to foster this industry leading standardization effort."

> Jens-Peter Seick Senior Vice President x86 Server Product Unit Fujitsu Technology Solutions



# The Value of Enterprise NVMHCI

#### Microsoft<sup>\*</sup> "A standardized interface functions as a foundation anabling a volume compa interfa "The lack of a standard register level interface presents interfa nume enable our fun ver NV "New flash based storage devices are pushing the limits" add of traditional storage interfaces. The industry needs a spa new standard interface, to allow for multi-vendor gro innovation and take advantage of evolving flash lea technology and associated storage and platform architecture changes. We are working with other industry technology leaders to make Enterprise NVMHCI that interface.

Paul Prince CTO, Enterprise Product Group Dell

Santa Clara, CA August 2010



### Enterprise NVMHCI Goals & Timeline

- Goals for standard:
  - Address Enterprise usage scenarios
  - Enable an efficient & scalable interface, from very high-end to client
  - Ensure no interface impediments to exceeding > 1M IOPs
  - Enable OS vendors to deliver standard high performance drivers
  - Provide a consistent feature set to enable SSD interoperability
  - Reduce TTM for PCIe SSDs by enabling OEMs to validate/qual one PCIe SSD driver for each OS and one consistent feature set
- To get involved, join the NVMHCI Workgroup
  - Details at http://www.intel.com/standards/nvmhci



0.70 revision achieved, available for Contributor review. Schedule enables product intercept in 2012.



### **Example Optimization Point**

- The Linux\* stack using AHCI is ~ 35,000 clocks / IO
- A large impact is uncacheable reads, ~ 2000 clocks each
  - Minimum of 4 uncacheable reads required with AHCI
- Enterprise NVMHCI eliminates uncacheable reads for command issue and completion







**Bucket 1:** Eliminate performance bottlenecks seen in other interfaces.







Bucket 1: E

SI

**Bucket 2:** Provides an efficient and streamlined command set.









- Support for many core systems
- Supports up to 2K MSI-X vectors
- Support for 64K commands per queue
- Up to 64K Submission & Completion Queues
- Up to 2<sup>32</sup> outstanding commands to a controller
- Submission & Completion Queues may be mapped on a page basis
- Not tied to any specific NVM technology

Bucket 1: E

SI

Bucket stre

**Bucket 4:** Provides scalable architecture for now & the future.



### **Paired Queue Mechanism**





### **Submission Queue Details**

- A submission queue (SQ) is a circular buffer with a fixed slot size of 64B that the host uses to submit commands for execution
- The host updates an SQ Tail doorbell register when there are 1 to n new commands to execute
  - The old SQ Tail value is simply overwritten in the device
- The device reads SQ entries in order and removes them from the SQ, then may execute those commands out of order





### **Completion Queue Details**

- A completion queue (CQ) is a circular buffer with a fixed slot size of 16B that the device posts status to for completed commands
- The device identifies the command that completed by the SQ Identifier and the Command Identifier (assigned by software)
- The latest SQ Head pointer is returned in the status to avoid a register read for this information
- The Phase (P) bit indicates whether an entry is new, and inverts each pass through the circular buffer



#### **Completion Queue Entry**





### Admin and I/O Queues

- The Admin queue carries out functions that impact the entire device
  - E.g. Queue creation and deletion, command abort
- The driver creates the number of I/O queues that match the system configuration and expected workload
  - E.g. On a four core system, devote a queue pair per core to avoid locking and ensure structures are in the "right" core's cache
  - Architecturally supports up to 64K I/O submission and completion queues



Enterprise NVMHCI Controller





# I/O Queue Mapping Flexibility

- The I/O Submission and Completion Queue mapping is flexible
  - Completion Queue selected when Submission Queue created
- Multiple Submission Queues may be mapped to a single Completion Queue







### **Command Overview**

#### Management Commands for Queues & Transport

Admin Command	Description	I/O Commands for SSD Functionality	
Create I/O Submission Queue	Queue Management		
Create I/O Completion Queue		NVM Command	Description
Delete I/O Submission Queue		Read	Data Transfer, Including end-to-end data protection & security
Delete I/O Completion Queue		Write	
Abort Command		Write Uncorrectable	
Asynchronous Event Request	Status & Event Reporting	Compare	
Get Log Page		Compare & Write	
Identify	Configuration	Dataset Management	Data Usage Hints
Set Feature		Flush	Data Ordering
Get Feature		Format NVM	Namespace Management
Firmware Download	Firmware Management		namoopase management
Firmware Activate			
Security Send	Security		
Security Receive			
		/intel)	



August 2010

# Command Arbitration and **Quality of Service**

- All Enterprise NVMHCI controllers support round robin command arbitration
- A controller may optionally support weighted round robin with urgent priority class arbitration





### **Optimization: Out of Order Data**

#### Traditional storage interfaces



Enterprise NVMHCI reduces latency by allowing more efficient bus ordering and small commands to "slip in".



# Enabling Efficient Out of Order Data Optimization

- Walking a scatter/gather list (SGL) to determine data start locations for portions of a transfer is inefficient
- A fixed size SGL entry enables efficient out of order data & simplifies hardware
- Better approach: Page lists
  - First entry contains an offset
  - "Middle" entries are full page in size
  - Last entry may be less than a page
- The 64B command includes two entries to optimize for 4KB & 8KB I/O
  - For a larger transfer, second entry points to a list of additional entries

1 <sup>st</sup> Entry				
Page Base Address	Offset			
Page Base Address Upper				

#### 2<sup>nd</sup> Entry: 4KB unaligned or 8KB

Page Base Address

Page Base Address Upper

### **2<sup>nd</sup> Entry:** Pointer to Additional Entries

PRP List Address 00h
Page List Address Upper



00h



### Firmware Update Mechanism



- Firmware slots allows multiple images to be supported
  - Controller supports 1 to 8 slots
- Firmware update process
  - Download Firmware Image: controller transfers image from host
  - Replace Firmware: controller validates
     image & applies to selected slot
  - Activate Firmware: controller makes selected slot active
  - Firmware update occurs on next reset
- Firmware boot failure
  - Revert to previous active slot or baseline read-only image in slot 0





# **Trust and Security Services**

- Security is crucial to NVM as a dataat-rest model
- Encryption and authentication architecture leveraged from existing SSD security concepts such as full drive encryption
  - Simple addition of Security Send and Security Receive to Enterprise NVMHCI command set
- A liaison is being established with the Trusted Computing Group to leverage standard security management
  - Standard architecture for policy-driven access control
- Includes authentication, encryption, and lifecycle management (deployment Santa Clara, Cto end of life)







### **End-to-End Data Protection**



#### **Traditional Storage System**



Enterprise NVMHCI Storage System



Santa Clara, CA August 2010



### End-to-End Data Protection with Hardware RAID

#### PCIe SSDs Using Enterprise NVMHCI





### **Data Protection Information**



- Data protection information associated with each sector
  - Same format as DIF / DIX
  - Consumes first 8 bytes of metadata
- Guard field
  - CRC-16 as defined by T10 DIF
    - IP Checksum not supported
- Application tag field
  - Same definition as T10 DIF
  - May be used to disable checking of protection information (i.e., 0xFFFF)
  - Generally opaque data not interpreted by controller
- Reference tag field
  - Same definition as T10 DIF
  - May be used to disable checking of protection info (i.e., 0xFFFF\_FFF)
  - Incrementing value associated with sector address or value provided as part of command





### Host Metadata Buffer: Organization / Transfer Options





### **End-to-End Data Protection Options**



- Functionally compatible with T10 DIF & DIX, including DIF Type 1, 2, and 3
- End-to-end protection configured per namespace with NVM Format command
- Controller may optionally "insert" and "strip" protection information







- Enterprise NVMHCI fosters interoperability & faster adoption for PCIe SSDs
  - Standard OS drivers
  - Consistent Enterprise feature set
  - Reduced OEM validation and qualification
- Enterprise NVMHCI has been optimized for ultra high performance
  - Support for many core systems
  - Normal operation requires no reads from controller
  - Support for a large number of outstanding operations
- Enterprise NVMHCI is on track for completion this year enabling product intercept in 2012
  - 0.70 specification available now to NVMHCI members

