

Five Key Steps to High-Speed NAND Flash Performance and Reliability

Presenter Bob Pierce

Flash Memory Summit 2010 Santa Clara, CA



ashMemory NVM Performance Trend





Five Keys to obtaining NAND Reliability and Performance

- 1. Device commands and parameters
- 2. Interface
- 3. Error correction
- 4. Architecture
- 5. Software, hardware tradeoffs





- Page Size increases
 - 2,4,8 K page size What is the impact to bit growth and addressing?
- Read, Write Cycles have been pretty stable
 - From 30 to 6 nsec range
- Key Timing Parameters
 - Trc, Twc, Tprog, Tr, Tbers





Timing Trend of NAND Flash



Flash Memory Summit 2010 Santa Clara, CA





Command and Architecture Improvements

- Multi Plane
- Bus turn-around time
 - Ability to transfer data
 - Multi device switch performance
- LUN Addressing
- Multiple Access capability
 - LUN addressing
 - Volume Support

- Cache Read
- Cache write
- Pipeline read
- Pipeline write
- Enhanced commands
- Higher Bus Speed (Toggle, ONFi 2)





Enhanced commands

• Small Data Move command if supported, allows the host to transfer data to the page register in increments that are less than the page size of the device for both Program and Copy back operations.

Bandwidth

- Ability to utilize the larger page sizes
- Reducing read and write page access cycles
- Command pipe lining
- Improving read modified write operation



Sequential operation typical applications

- Card Based solutions USB, MMC etc
- Storage of data, pictures, videos, boot image

Random Operations

- Embedded Systems
- SSD's
- Caching
- Storage of data, active memory access and storage.





Memory System Performance









- Typical Controller use more than one type of Error Correction i.e. 8 and 30bits
- DSP and LDPC are typically high latency Solutions
- BCH should be close if not at Line rate.



	BCH	Long BCH	LDPC
Latency	Low	Medium	High
Decoder Throughput	Very High	High	Medium
Gate Counts	Small	Medium	Large
Overhead Size	Very Small	Small	Small
Error Correction Capability	Limited	Better	Best



Cadence Nand Controller w PHY Support





Memory Centralized LDPC Hardware **Architecture**





ry Centralized ECC Hardware Architecture





Key Aspects to System Performance Improvements

- Increase the number of commands to the flash device
 - Maximizes the number of transactions that a device can do
 - Toggle NAND is capable of 125% more Read bandwidth over typical asynchronous devices
- Fast error correction and identification of errors
 - Improves block management throughput
 - Reduces processor overhead
- Reduce Interrupts to processor
 - Improves the number of transactions, address translation
 - Improves ECC performance
 - Improves background process operation
 - Removes software timer requirements





Memory Performance System Architecture





- 1. Nand Device architectures and commands have to continue to improve
- 2. ECC Solutions are getting tougher to improve data reliability and improve Block Policy management
- 3. New controller architectures must continue to evolve based on system requirements. (One size not fit all)
- 4. Interface performance must continue to go faster (higher transfer rate)
- 5. Software complexity to utilize new error correction methods will become more complex

