



# Geometry and Operation scheme for Reliable 3-bits NAND

Sukkwang Park, YeonJoo Jeong,  
Myoung Kwan Cho, Kun-Ok Ahn and  
Yohwan Koh

Hynix Semiconductor Inc.

## Intro.


- Physical size reduction
  - reliability degradation  
(IPD scaling, small number of electrons in floating gate)
  - fluctuation in device structure
  
- Multi levels per cell
  - device window narrower
  - Increased pulse numbers for PGM and Read operation

# Contents

- Geometry
  - IPD layer, Control gate- Active space, dopant concentration, Floating gate height
  
- Operation
  - program and read disturb
  - erase pulse



## V<sub>th</sub> distributions of 3x nm TLC

- 7 levels should be positioned above 0V.  
→ narrower distribution, higher programmed V<sub>th</sub>.





# Programmed $V_{th}$ saturation

- Hard to reach programmed  $V_{th}$  over 5V.
  - leakage current through IPD during PGM operation.





# Channel edge direct inversion

- Channel edge is directly inverted by CG during read.  
→ Higher doping concentration in active edge is required.




## Vt drop at Vt saturation region

- Vt drop with repeated Vt read at saturation region.
  - charge detrapping from IPD layer.
  - leakage from FG to CG even by small read voltage.



## V<sub>t</sub> drop dependency on IPD thickness


- Thicker Bottom Ox. and Top Ox. → smaller V<sub>t</sub> drop
- Thicker Nitride → larger V<sub>t</sub> drop






# Programmed $V_t$

- Thicker IPD
  - low CG-channel coupling and programmed  $V_t$ .
- High FG height




## UV- $V_{th}$

- UV  $V_{th}$  increase  
 → low electric field, small number of electrons in FG



## UV-V<sub>th</sub> vs. Retention

- Retention characteristic is improved in higher UV-V<sub>th</sub> structure.




# Contents

- Geometry
  - IPD layer, Control gate- Active space, dopant concentration, Floating gate height
  
- Operation
  - PGM and read disturb
  - erase pulse


# Program disturb

- Low boosting level → FN tunneling disturb
- High boosting level → edge cell HCI disturb




## Ids-Vg curves of disturbed cell

- Vth of erase cells are increased as proceeding of program operation.





## W/L dependency of program disturb

- Severe disturbance in elder W/L.
- Edge cell HCI is negligible.
- Increasing  $V_{pass}$  → larger fail bits



# Electric potential



- Tunnel Ox. voltage: younger W/L > older W/L
- Channel boosting : younger W/L < older W/L
  - HCI due to boosting level cut off,
  - HCI from substrate ?







# Read disturb

- Edge W/L worst : edge HCI injection
- Pulse sequence optimization



# Erase pulse

- Starting bias and an incremental step of erase pulse should be adjusted for each block and chip.



# Summary

- Structure
  - IPD
  - Floating-gate height
  - Active edge dopant profile
  - UV- $V_{th}$
- Operation
  - Program disturb
  - Read disturb
  - Erase pulse