



Power Design Issues in Enterprise SSD

Problem Statement



Problem Statement

- ◆ Power is generally the last thing that the hardware design engineer thinks about.

Problem Statement

- ◆ Power is generally the last thing that the hardware design engineer thinks about.
- ◆ However, It can present some of the biggest headaches:
 - Electrical interfaces are limited in the amount of power available.

Problem Statement

- ◆ Power is generally the last thing that the hardware design engineer thinks about.
- ◆ However, It can present some of the biggest headaches:
 - Electrical interfaces are limited in the amount of power available.
 - Need to Increase Conversion Efficiency
 - Standard & custom formfactors can be highly footprint constrained.

Problem Statement

- ◆ Power is generally the last thing that the hardware design engineer thinks about.
- ◆ However, It can present some of the biggest headaches:
 - Electrical interfaces are limited in the amount of power available.
 - Need to Increase Conversion Efficiency
 - Standard & custom formfactors can be highly footprint constrained.
 - Need to Decrease Power Footprint
 - Switch-Mode DCDC converters ARE a source of noise.

Problem Statement

- ◆ Power is generally the last thing that the hardware design engineer thinks about.
- ◆ However, It can present some of the biggest headaches:
 - Electrical interfaces are limited in the amount of power available.
 - Need to Increase Conversion Efficiency
 - Standard & custom formfactors can be highly footprint constrained.
 - Need to Decrease Power Footprint
 - Switch-Mode DCDC converters ARE a source of noise.
 - Need Low Ripple, Low Radiated EMI, Low Conducted EMI
 - SSD technology is dynamic; power requirements change – constantly

Problem Statement

- ◆ Power is generally the last thing that the hardware design engineer thinks about.
- ◆ However, It can present some of the biggest headaches:
 - Electrical interfaces are limited in the amount of power available.
 - Need to Increase Conversion Efficiency
 - Standard & custom formfactors can be highly footprint constrained.
 - Need to Decrease Power Footprint
 - Switch-Mode DCDC converters ARE a source of noise.
 - Need Low Ripple, Low Radiated EMI, Low Conducted EMI
 - SSD technology is dynamic; power requirements change – constantly
 - Need Scalable Solutions; Minimize Component variation
 - Time to Market can make winners and losers.




Problem Statement

- ◆ Power is generally the last thing that the hardware design engineer thinks about.
- ◆ However, It can present some of the biggest headaches:
 - Electrical interfaces are limited in the amount of power available.
 - Need to Increase Conversion Efficiency
 - Standard & custom formfactors can be highly footprint constrained.
 - Need to Decrease Power Footprint
 - Switch-Mode DCDC converters ARE a source of noise.
 - Need Low Ripple, Low Radiated EMI, Low Conducted EMI
 - SSD technology is dynamic; power requirements change – constantly
 - Need Scalable Solutions; Minimize Component variation
 - Time to Market can make winners and losers.
 - Need Short Power Design Cycle



Converter and Components

Synchronous Buck Switch-Mode DC-DC



A Little About Inductors



A Little About Inductors

- ◆ There are No Industry Standards
 - Each supplier has own proprietary design/materials
 - Core material formulation
 - Winding technique and conductor type
 - Electrode material
 - Baking method



A Little About Inductors

◆ There are No Industry Standards

- Each supplier has own proprietary design/materials
 - Core material formulation
 - Winding technique and conductor type
 - Electrode material
 - Baking method

◆ Key Metrics

- DC Loss
- AC Loss
- Saturation Characteristic
- Frequency dependencies/Small signal

A Little About Inductors

◆ There are No Industry Standards

- Each supplier has own proprietary design/materials
 - Core material formulation
 - Winding technique and conductor type
 - Electrode material
 - Baking method

◆ Key Metrics

- DC Loss
- AC Loss
- Saturation Characteristic
- Frequency dependencies/Small signal

◆ Temperature dependencies

- DC Losses: resistivity
- AC Losses: skin effect, proximity effect,...
- Saturation Flux Density

Inductor Characterization



Inductor Characterization

- Small Signal Parameters

- DC



- DC

- AC

- AC

- Ser

- Ser



- Impedance Magnitude and Phase vs Frequency

- Inductor Physical Dimension Analysis

- RoHS: Core, Conductor, Electrode Material Composition

- All of this is Different for Every Manufacturer

Inductor Characterization

- Small Signal Parameters
- DC Resistance; Variation over Temp, Bias, Load
- DC Power Loss vs Load Current
- AC Power Loss vs Volt Seconds Stress and Temp
- AC Power Loss vs Frequency and Temp
- Series Inductance vs Load Current
- Series Inductance vs Temp
- Impedance Magnitude and Phase vs Frequency
- Inductor Physical Dimension Analysis
- RoHS: Core, Conductor, Electrode Material Composition
- All of this is Different for Every Manufacturer

A Few Words on Capacitors



A Few Words on Capacitors

- Industry Standards do Exist
- Capacitor Ratings exist at: “0V” bias; “25°C”; “0” Hz frequency
- Lose Capacitance with Frequency
- Lose Capacitance with Temperature
- Lose Capacitance with Bias Voltage


A Few Words on Capacitors

- Industry Standards do Exist
- Capacitor Ratings exist at: “0V” bias; “25°C”; “0” Hz frequency
- Lose Capacitance with Frequency
- Lose Capacitance with Temperature
- Lose Capacitance with Bias Voltage


$$\Delta V_{out} = \frac{\Delta I_{load}}{8 \cdot BW \cdot C_{out}}$$


Voltage Transient for a given load step, Loop BW, and Capacitor

Capacitance vs Bias Example: 10uF 0805, X5R, 10V



Capacitance vs Bias Example: 22uF 1206 X5R 6.3V






DCDC Converter Noise

- Output Ripple**
- Radiated EMI**
- Conducted EMI**

Output Voltage Ripple

- Results from the output AC ripple current passing through the ESR and ESL of the output filter capacitor and the ESR and ESL of the PCB traces.




Output Ripple Waveform

Capacitor Equivalent Circuit


DCDC Datasheets Obfuscate the Truth About Ripple

Datasheets show band limited waveforms



20MHz Scope BW

Here is the actual ripple for this part



500MHz Scope BW

This is the noise the load “sees”

Radiated Noise Considerations



Radiated Noise Considerations

- ◆ Radiated noise results from high di/dt AC currents flowing in the input current loop path

Radiated Noise Considerations

- ◆ Radiated noise results from high di/dt AC currents flowing in the input current loop path

Radiated Noise Considerations

- ◆ Radiated noise results from high di/dt AC currents flowing in the input current loop path

Radiated Noise Considerations

- ◆ Radiated noise results from high di/dt AC currents flowing in the input current loop path

$$P_{RAD} = \eta \frac{\pi \left(\frac{2\pi r^2}{\lambda} \right)^4}{12} |I_0|^2$$


Radiated Noise Considerations

- ◆ Radiated noise results from high di/dt AC currents flowing in the input current loop path
- ◆ Solution is to minimize the radius of the current loop
 - Radiated power decreases by r^8


$$P_{RAD} = \eta \frac{\pi \left(\frac{2\pi r^2}{\lambda} \right)^4}{12} |I_0|^2$$

Conducted Noise Considerations

- ◆ Results from AC currents flowing through the parasitic inductances in the input ground plane.



Common mode voltage measured on input ground terminal



Memory Termination

Many Enterprise Class SSDs Require DDRx

- ◆ High performance DDR DRAM requires termination
- ◆ Common approach is to use Linear Termination
 - Linear termination is only 50% efficient
 - Fine if you don't have power and thermal limitations
- ◆ Switch mode DCDC can be up to 95% efficient
 - However, DCDC can be complex, expensive, and have large footprint



PowerSoC: a Possible Solution



- There are multiple vendors of PowerSoC
- Examples herein are Enpirion

What is a PowerSoC

◆ PowerSoC is defined by PSMA


◆ Integrates:

- MOSFET Switches
- Gate Drive Circuitry
- Controller, and Protection
- Most Compensation Circuitry
- AND, the Magnetics




PowerSoC vs Discrete: Footprint Comparison

PowerSoC




Equivalent Discrete DCDC




Typically $1/4^{\text{th}}$ to $1/8^{\text{th}}$ the Discrete Footprint

PowerSoC vs Discrete: Footprint Comparison

PowerSoC



Equivalent Discrete DCDC




Typically $1/4^{\text{th}}$ to $1/8^{\text{th}}$ the Discrete Footprint


PowerSoC Addresses Noise Issues

- ◆ Package layout optimized for noise containment
- ◆ Input AC current loop very tight
- ◆ Output AC current loop very tight
- ◆ Package designed to minimize in-package parasitic impedances.


$$P_{RAD} = \eta \frac{\pi \left(\frac{2\pi r^2}{\lambda} \right)^4}{12} |I_0|^2$$



On board decoupling on input loop




PowerSoC vs Discrete Buck: Ripple Comparison



PowerSoC
5Vin / 3.3Vout
3A Load

500MHz Bandwidth



Discrete Buck
5Vin / 3.3Vout
3A Load

500MHz Bandwidth


PowerSoC CISPR 22 Class B Charts

3A PowerSoC

4A PowerSoC

Conducted Noise Revisited


◆ PowerSoC vs Discrete DCDC



Common mode voltage measured on input ground terminal

PowerSoC: Stable, Optimized Performance

- ◆ Inductor is fully characterized over entire operating range
- ◆ Compensation network is matched to the inductor
- ◆ Yields “Super Optimized” solution



Frequency	M1	M2	M2 - M1
Magnitude	539.31 kHz	2.08 MHz	1.54 MHz
Phase	-0.149 dB	-16.846 dB	-16.696 dB
Ref (Mag)	76.833 deg	-7.000 deg	-83.834 deg
Ref (Phase)	0.000 dB	0.000 dB	0.000 dB
Delta (Mag)	0.000 deg	0.000 deg	0.000 deg
Delta (Phase)	-0.149 dB	-16.846 dB	
	76.833 deg	-7.000 deg	

- BW = 540 KHz
- Phase Margin = 76.8 Deg
- Gain Margin = 16.8 dB

Ease of Design for Fast Time to Market



Ease of Design for Fast Time to Market

- ◆ No inductor to design, evaluate, qualify, place, source



Ease of Design for Fast Time to Market

- ◆ No inductor to design, evaluate, qualify, place, source
 - Fewer placements, improved assembly yield, improved field reliability



Ease of Design for Fast Time to Market

- ◆ No inductor to design, evaluate, qualify, place, source
 - Fewer placements, improved assembly yield, improved field reliability



Ease of Design for Fast Time to Market

- ◆ No inductor to design, evaluate, qualify, place, source
 - Fewer placements, improved assembly yield, improved field reliability
- ◆ PowerSoC is qualified as a complete power system



Ease of Design for Fast Time to Market

- ◆ No inductor to design, evaluate, qualify, place, source
 - Fewer placements, improved assembly yield, improved field reliability
- ◆ PowerSoC is qualified as a complete power system
 - Reliability based on HTOL; measured power solution FIT=5.2



Ease of Design for Fast Time to Market

- ◆ No inductor to design, evaluate, qualify, place, source
 - Fewer placements, improved assembly yield, improved field reliability
- ◆ PowerSoC is qualified as a complete power system
 - Reliability based on HTOL; measured power solution FIT=5.2
 - Discrete implementation given by sum of FITs ~40



Ease of Design for Fast Time to Market

- ◆ No inductor to design, evaluate, qualify, place, source
 - Fewer placements, improved assembly yield, improved field reliability
- ◆ PowerSoC is qualified as a complete power system
 - Reliability based on HTOL; measured power solution FIT=5.2
 - Discrete implementation given by sum of FITs ~40





Ease of Design for Fast Time to Market

- ◆ No inductor to design, evaluate, qualify, place, source
 - Fewer placements, improved assembly yield, improved field reliability
- ◆ PowerSoC is qualified as a complete power system
 - Reliability based on HTOL; measured power solution FIT=5.2
 - Discrete implementation given by sum of FITs ~40
- ◆ Enpirion Layout Files available for easy CAD integration



Memory Termination: PowerSoC



	EV1330	Linear VTT
Total Solution Size (mm ²)	80	88
Efficiency at TDC	95%	50%
Power Loss	0.06W	0.9W
	0.84W	

PowerSoC Solves Many SSD DCDC Issues

- ◆ Very small footprint
- ◆ Low part count/fewer placements
- ◆ Low ripple, low EMI
- ◆ High efficiency
- ◆ Fast transient response
- ◆ Up to 10x higher reliability
- ◆ Ease of design for fast TTM

