




3D-IC is Now Real: Wide-IO is Driving 3D-IC TSV

Samta Bansal, Cadence
Flash Memory Summit
August, 2012

What the fuss is all about ...


* Source : ECN Magazine March 2011




FC PoP

TSV-SiP with wide IO DRAM

	Conventional 3D Package (FC-PoP) with LPDDR2	TSV-SiP with Wide IO memory
Memory I/O Power Consumption	176 mW	44 mW



Comparison of package performance: wire-bonding PoP vs wide IO interface with TSV (Courtesy of Samsung)



* Source : Tech Spot Feb 2011 & Flash Memory Summit August 2011




Samsung Wide-IO Memory for Mobile Products - A Deeper Look

Micron develops "Hyper Memory Cube" 3DIC technology

Faster, Denser, Low-power Chips Using 3D-IC TSVs

CPU to DRAM

Existing inter-die connection methods



Parallel Connection across a PCB



- Most common CPU/SoC-to-DRAM connection today
- Well understood and extensible
- Many pins required for high bandwidth
 - ~60 signal pins for a 32-bit LPDDR2 interface (2012 low-mid range smartphone)
 - ~120 signal pins for a 2-channel LPDDR2 interface (2012 mid-high end smartphone)
 - ~300 signal pins for a 3-channel 64-bit DDR3 interface (2012 PC)

Serial Connection Across a PCB


- Fewer pins than parallel connection
- Common for PCIe and other SerDes-based standards
- Can provide data transfer over longer physical distances if needed
- Potential latency and power considerations
- Not commonly used for DRAM at present; future solution?

Pin Count, Power, Latency Concerns?


New inter-die connection method - TSV



■ PCB or PoP ■ Silicon Interposer ■ Direct C2C stacking



What is Wide-IO DRAM?



What is HMC Architecture?

Abstracted Memory Management


Memory Vaults Versus DRAM Arrays

Logic Base Controller

Through-Silicon Via (TSV) Assembly

Innovative Design & Process Flow


Advanced Package Assembly



▶ Increased Bandwidth,
Power Efficiency,
Smaller Size, Scalability
& Reduced Latency

Why do you need Wide-IO DRAM?

Bandwidth Requirements of Future Mobile Devices



Solutions	LPDDR2 533 MHz		LPDDR3 800 MHz		WideIO 200 MHz	
	Single Channel	Dual Channel	Single Channel	Dual Channel	Single die + LPDDR2	Cube
Density (2014)	2x 4 Gb	4 x 4 Gb	2 x 8 Gb	4 x 8 Gb	2 x 8 Gb	4 x 8 Gb
Bandwidth	4.25 GBy/s	8.5 GBy/s	6.4 GBy/s	12.8 GBy/s	17.1 GBy/s	12.8 GBy/s
Power (burst read)	330 mW	660 mW	430 mW	860 mW	730 mW	540 mW
Power / Bandwidth	78 mW/GByps		67 mW/GByps		43 mW/GByps	42 mW/GByps
Cost (2014)	N/R	1	N/R	1.1	1.2	1.4

→ WideIO provides 2x power efficiency compared to LPDDR2/3

- The initial JEDEC proposal is providing 12.8GBytes bandwidth. Increasing DRAM frequency to 266MHz and implementing dual data rate transfers will provide eventually more than 34GBytes/s.

Why Wide-IO is driving TSV

DRAM is the ideal candidate to drive TSV technology

- Usually manufactured on a non-logic process
- Requires high bandwidth connection between CPU and DRAM
- Uneconomic or impossible to place large capacity (Gbits) of DRAM on same die as CPU
- Low power connection between dies desirable
- Possibility of different memory configurations using the same CPU die

Cadence Wide-IO DRAM controller


Challenges	Solutions
Merge existing and new technology	<ul style="list-style-type: none">• Start with extensible, high performance, low-power base architecture (Supports DDR1, DDR2, DDR3, LPDDR1, LPDDR2 and now DDR4)• Re-add SDR support• Add new Wide IO feature support• Create DFI extensions for Controller-PHY connection
New testing requirements	<ul style="list-style-type: none">• Extend BIST engine to test for new classes of error
Verification	<ul style="list-style-type: none">• Create memory model of Wide-IO device in Cadence VIP tools• Extend existing configurable verification environment for Wide IO

Real chip, real examples

Wioming test chip program

Same SoC addressing several schemes of 3D integration

Wioming



High speed CMOS techno
70mm²
2000 TSVs
1000 bumps
500 balls

	Proof of concept for:		
	Technology	Architecture	Design Flow
<p>Wide IO demonstrator: DRAM on Wioming</p>	<ul style="list-style-type: none"> <input type="checkbox"/> Die to Die <input type="checkbox"/> Face to Back <input type="checkbox"/> TSV middle <input type="checkbox"/> Cu Pillar bumps and micro-bumps 	<ul style="list-style-type: none"> <input type="checkbox"/> Wide memory data bus (512-bit) <input type="checkbox"/> High bandwidth (>10GBps) memory interface <input type="checkbox"/> Multi-channel memory controller <input type="checkbox"/> Test for 3D Memory interconnect 	<ul style="list-style-type: none"> <input type="checkbox"/> 3D floorplanning <input type="checkbox"/> 3D routing (signal & power) <input type="checkbox"/> 3D Test <input type="checkbox"/> Verification <input type="checkbox"/> Power analysis <input type="checkbox"/> Thermal analysis
<p>3D NoC demonstrator: Wioming on Wioming</p>	<ul style="list-style-type: none"> <input type="checkbox"/> Die to Die <input type="checkbox"/> Face to Back <input type="checkbox"/> TSV middle <input type="checkbox"/> Cu Pillar bumps and micro-bumps 	<ul style="list-style-type: none"> <input type="checkbox"/> 3D NoC router <input type="checkbox"/> 3D serial link <input type="checkbox"/> Test for 3D NoC interconnect <input type="checkbox"/> TSV Fault Tolerance scheme 	
<p>3 Layer demonstrator: DRAM on Wioming on Wioming</p>	Combination of all above techniques		

RTI Conference - 13th Dec 2011
A Three-Layers 3D-IC Stack including WideIO and 3D NoC

8




cadence

Cadence silicon-proven 3D-IC solution

Plan → implement → test → verify

- Allows heterogeneous integration to offer power, performance in smallest form factor
- **Cadence is technology leader providing complete and integrated 3D-IC solution**
 - Plan->implement->test->verify
 - 1st to market wide I/O memory controller
- **Developed in close partner-collaboration** for past 5 years with leading foundries and customers
- **Multiple 3D-IC tapeouts**
 - Multiple testchip experience: Memory over logic (28 nm), logic over analog, logic over Logic, 3-stack dies
 - Production design tapeout in mid-2010



Several challenges with TSV technology

- **Manufacturing Wide-IO DRAM and assembly**
 - Test memory wafer after production using FC bumps
 - Thin the wafer to ~50-100um thickness
 - Form TSVs and fill with metal : Requires elevated temperatures
 - No opportunity to test here
 - Backside metal bump pitch too fine for most tester heads
 - Handle dies while avoiding mechanical damage
 - They are now the approximate aspect ratio of a postage stamp
 - Attach dies (and interposers, if present) together
 - Does it still work?
- **Thermal Issues**
 - Where does the heat go?
- **Ecosystem Issues:**
 - How many parties involved in stack production?
 - How are responsibilities divided?
 - How are liabilities divided?

Conclusion

- Wide-IO and TSV are real
- Cadence believes that Wide-IO DRAM is the technology that will drive adoption of TSV
- Cadence stands ready with EDA tools and IP to enable your TSV designs with real experiences and partnerships with ~8 testchips and 1 production chip already completed.



cā dence[®]