cādence°

DFT-3D: What it means to "Design For 3DIC Test"?

Sanjiv Taneja Vice President, R&D Silicon Realization Group

Moore's Law & More : Tall And Thin



3DIC Design Flow Challenges



So what changes with 3DIC in EDA tools? Revamped EDA requirements





New level of co-design and test

3D DFT Architecture

3D Test & DFT Standardization

נמעפח

New level of integration and co-design

Multiple interacting requirements and features



DWT: Design-With-Test

Integration between design and test is key

 Integration between design and test becomes even more significant for 3DIC

Complexity of inter-die effects

<u>Requires</u> Concurrent optimization <u>Enabled by</u> deeply integrated technologies <u>Across</u> the entire flow

DWT Example: Physical-aware 3DIC



Concurrent optimization across PPA (power, perf., area) and Test constraints essential for predictability and test cost reduction of 3DIC

Physical-Aware Compression

Challenges:

 Due to dense connectivity standard placement algorithms can "clump" compression logic causing local congestion Routing congestion

Solution:

 Specialized DFT aware congestion driven placement algorithms can mitigate congestion without disturbing signal path placement











3D Test requirements drive DFT architecture

- Limited test access with challenges similar to SiP
- New defect types (defects due to thinning, TSVs)
- TSV Interconnect defects
- Redundancy and repair of TSVs
- Key Technical Requirements
 - Ultra-low pin count compression
 - Reduced Pin Count Test
 - Pattern Fault model
 - 1149.1/1500 support
 - Creation of KGD after wafer test
 - A means to test the TSV interconnect between stacked die
 - A means to test inside the die of the stack

DFT Architecture for 3D-IC Leverage existing (and emerging) standards: 1149.1/.6, 1500, P1687 (iJTAG)

Functional Design

- ≥2 stacked dies, possibly core-based
- Inter-connect: TSVs
- Extra-connect: pins

Existing Design-for-Test

- Core: internal scan, TDC, LBIST, MBIST, IEEE 1500 wrappers, TAMs
- Stack product: IEEE Std 1149.1

3D DfT Architecture

Test wrapper per die

- Based on IEEE 1149.1 or 1500
- Two entry/exit points per die:
 - 1. Pre-bond : extra probe pads
 - 2. Post-bond : extra TSVs

[Marinissen et al. - VTS'10 / 3DIC'10]



Test Generation for 3D-IC

Supports Silicon Interposer Flow



3D DFT on Die-Level

- Insertion of 3D wrapper
- Creating Test patterns
- Verification and Simulation

Testing Die Interconnects

ATPG for die interconnects

Testing Die in a stack

- Modular Test approach
- ATPG-on-top test approach

3-D Test and DFT Standardization

- 59 participants from companies/institutes around the globe — Chair: Erik Jan Marinissen (IMEC)
- 6. Standardization Standardization Study Group
- Organizational Infrastructure
 - Active per January 2010, weekly WebEx calls
 - Public web site: http://grouper.ieee.org/groups/3Dtest/
 - Private web site and e-mail reflector for internal communication
- Technical Topics
 - Die and Stack Test
 - 1. Test access architecture
 - 2. Wafer probe interface
 - Access for Board-Level Users
 - 3. Board-level interconnect test : Under discussion
 - 4. Access to embedded instruments : Under discussion
 - Test Data Formats
 - Wafer map and device tracking
 - 6. Standard Test Data Format (STDF) : On STDF agenda



: PAR ready to be filed

: Handled, SEMI E142

: Under discussion

Source: Erik Jan Marinessen (IMEC)

Cadence Silicon-Proven 3D-IC Solution Plan→ Implement → Test → Verify



- Allows heterogeneous integration to offer power, performance in smallest form factor
- Cadence is technology leader providing Complete & Integrated 3D-IC solution
 - Plan->Implement->Test->Verify
 - 1st to market wide I/O memory controller
- Developed in close partner-collaboration for past 3 years with Leading foundries and customers

Multiple 3D-IC tapeouts

- Multiple test chips: Memory over logic (28 nm), logic over analog, logic over Logic, 3-stack dies
- Production design tape-out in mid-2010

Riko Radojcic, Qualcomm

Collaborative partnerships are a crucial part of Qualcomm's work on 3D ICs. For example, Qualcomm is working with Cadence on thermal solutions, and Radojcic said the Cadence collaboration and Qualcomm's use of the Encounter Digital Implementation System helped Qualcomm produce its first TSS test silicon.

3D-IC Test Collaboration in the Ecosystem



EDA DFT + ATE company

Prove 3D solution on Tester

Build awareness of the current state-of-the-art Support standardization effort

Questions to ponder ?

New failure mode with TSV Failures due to Thermal and Mechanical stress

Cost Management of 3D-IC system Lowest cost point : additional silicon area for DFT versus tester time

Over heating or failed IC : Parallel testing, High-speed testing How to avoid costly failures

15