

REVOLUTION!

**THE IMPACT OF
EMERGING MEMORY**

DAVID EGGLESTON
SVP NUM STORAGE DIVISION, RAMBUS



Thursday, August 23, 12







Thursday, August 23, 12



The Opportunity



Flash Memory Summit 2012
Santa Clara, CA



The Opportunity




The Opportunity





TB
Mobile
Storage



PB
Fast
Enterprise
Storage






NVM Bitcell



Design & Architecture





NVM Bitcell



NVM Interface

Design & Architecture

NVM Bitcell








NVM Handling

NVM Interface

Design & Architecture

NVM Bitcell



Storage Interface

NVM Handling


NVM Interface

Design & Architecture


NVM Bitcell

Virtualization


⋮




Storage Interface




NVM Handling



NVM Interface




Design & Architecture




NVM Bitcell

Virtualization


⋮




Storage Interface




NVM Handling



NVM Interface



Design & Architecture



NVM Bitcell




Storage Interface

NVM Handling

NVM Interface

Design & Architecture

NVM Bitcell







Memory Bitcell




Memory Bitcell




Memory Bitcell




Memory Bitcell




Memory Bitcell




Memory Bitcell: System



Memory Bitcell: System




Memory Bitcell: System






NAND Bitcell vs. Requirements







NAND Bitcell vs. Requirements




NAND Bitcell vs. Requirements




NAND Bitcell vs. Requirements




NAND Bitcell vs. Requirements




NAND Bitcell vs. Requirements



NAND Bitcell vs. Requirements



NAND Bitcell vs. Requirements





Key Criteria for Emerging Memory



Key Criteria for Emerging Memory

SCALING



Key Criteria for Emerging Memory

SCALING

PERFORMANCE

Contenders

Main Memory

DRAM

STT-RAM

$6F^2$
Fast

CB-RAM

PCRAM

Data Storage

Memristor

NAND

RRAM

$1F^2$
Slow

Contenders

Main Memory

DRAM

STT-RAM

$6F^2$
Fast

CB-RAM

PCRAM

Data Storage

Memristor

NAND

RRAM

$1F^2$
Slow

Contenders

Main Memory

DRAM

STT-RAM

$6F^2$
Fast

PCRAM

Data Storage

NAND

RRAM

$1F^2$
Slow

Contenders

	STT-RAM	PCRAM	RRAM	NAND
Memory Cell (F ²)	30F ² → 6F ²	10F ² → 5F ²	20F ² → 0.25F ²	4.5F ² → 1F ²
Cell type	1T-1R	1T-1R 1D-1R	1T-1R 1D-1R 1R	1T-FG
Write Speed (Bit level)	1's ns	10's ns	10's ns ~ 100's ns	10,000 ns
Application	Embedded Main memory	Code storage NV cache	Data storage NV cache Embedded	Data storage


Contenders

	STT-RAM	PCRAM	RRAM	NAND
Memory Cell (F ²)	30F ² → 6F ²	10F ² → 5F ²	20F ² → 0.25F ²	4.5F ² → 1F ²
Cell type	1T-1R	1T-1R 1D-1R	1T-1R 1D-1R 1R	1T-FG
Write Speed (Bit level)	1's ns	10's ns	10's ns ~ 100's ns	10,000 ns
Application	Embedded Main memory	Code storage NV cache	Data storage NV cache Embedded	Data storage

Contenders

	STT-RAM	PCRAM	RRAM	NAND
Memory Cell (F ²)	30F ² → 6F ²	10F ² → 5F ²	20F ² → 0.25F ²	4.5F ² → 1F ²
Cell type	1T-1R	1T-1R 1D-1R	1T-1R 1D-1R 1R	1T-FG
Write Speed (Bit level)	1's ns	10's ns	10's ns ~ 100's ns	10,000 ns
Application	Embedded Main memory	Code storage NV cache	Data storage NV cache Embedded	Data storage

Bitcell Selection





1T-1R

1D-1R


1R

Bitcell Selection




1R


Bitcell Selection



1T-1R




1D-1R



1R

Cross-Point Arrays


Stacked Planar



$4F^2/N$
2 Masks per Layer

Cross-Point Arrays

Stacked Planar




$$4F^2/N$$

2 Masks per Layer





Stacked Vertical



$$2F^2/N$$

2 Masks per 8 Layers



Storage Interface

NVM Handling

NVM Interface

Design & Architecture

NVM Bitcell



NVM Handling: \$1B+

NVM Handling: \$1B+



\$350M

anobit

\$400M



\$250M

NVM Handling: \$1B+



\$350M

anobit

\$400M




\$250M

- NVM handling makes failing NAND bitcells usable
- Requires deep knowledge of bitcell & architecture





Memory Array Architecture

Memory Array Architecture




**NAND: Few massive arrays
built from erase blocks**

Memory Array Architecture




NAND: Few massive arrays
built from erase blocks




RRAM: Numerous
memory tiles

Memory Array Efficiency




256Gb PBiCS
3D-NAND (projected)




1Tb 1R
3D-RRAM (projected)


Memory Array Efficiency




256Gb PBiCS
3D-NAND (projected)



1Tb 1R
3D-RRAM (projected)




NVM Handling: Examples



Block → Tile
Management

Stacked Vertical




$2F^2/N$
2 Masks per 8 Layers
2D → 3D Bit
Interference

NVM Handling: Examples



Block → Tile
Management

Stacked Vertical



$2F^2/N$
2 Masks per 8 Layers
2D → 3D Bit
Interference

NVM Handling: Examples




Block → Tile
Management

Stacked Vertical





$2F^2/N$
2 Masks per 8 Layers
2D → 3D Bit
Interference

NVM Handling: System




NVM Handling: System





Storage Interface

NVM Handling




NVM Interface


Design & Architecture

NVM Bitcell


Interfaces in a Storage System




Interfaces in a Storage System




Interfaces in a Storage System




Interfaces in a Storage System




Driving the NVM Interface speed





Bitcell switching speed



Array parallelism




NVM Interface



Capacity	8 loads	16 loads
Max Data Rate per pin	1.2+Gbps	1Gbps

NV Cache Interface




Total Signal Pins (DQ)	Max Data Rate per pin	Read Latency
10 (4 DQ)	4Gbps	Low, Deterministic

Storage: Real World Example

Project Presto! (2011)

■ IBM research demonstrated the ability to do policy guided storage management for 10 Billion file environment in 43 minutes. Previous record was 1,591 minutes


- Used cluster of 10 IBM xSeries servers
- IBM's cluster file system (GPFS)
- Placing file system's metadata on new solid-state storage appliance from Violin Memory



Cooling is the number one concern.

- Server and storage failure due to sustaining high resource utilization.

Storage I/F: PCIe Power Reduction



Active Power Optimization


- L1 sub-states => finer granularity power management
- Dynamic Bus Sizing - Scaling bus width based on changing bandwidth needs
- Resonant techniques to recirculate clock energy

Idle Power Optimization


- Fast power On/Off circuits => Deeper power down
- Leakage control

Virtualization


⋮




Storage Interface




NVM Handling



NVM Interface



Design & Architecture



NVM Bitcell





Future Trends



Future Trends

INTELLIGENCE → MEMORY



Future Trends

INTELLIGENCE → MEMORY

BEOL MEMORY & LOGIC INTEGRATION



Future Trends

INTELLIGENCE → MEMORY

BEOL MEMORY & LOGIC INTEGRATION

MESH COMPUTING WITH RRAM STORAGE NODES

When?


2012

2014

2016

2018

2020+



When?

2012

2014

2016

2018

2020+



RRAM

- Phase 1:**
“High Value” Niche Mkt Adoption
- 1T-1R RRAM
 - Embedded memory
 - NV cache
 - New characteristics bring high value
 - Not as cost sensitive
 - Establish technology

When?

2012

2014

2016

2018

2020+



RRAM

**Phase 1:
“High Value” Niche Mkt
Adoption**

- 1T-1R RRAM
- Embedded memory
- NV cache
- New characteristics bring high value
- Not as cost sensitive
- Establish technology

**Phase 2:
NAND Replacement**

- 1R RRAM
- Data Storage
- Tb densities
- Lowest cost
- Broad adoption



Quotes



Quotes

“...You don't need a weatherman to know which way the wind blows.”

- Bob Dylan



Quotes

“...You don't need a weatherman to know which way the wind blows.”

- Bob Dylan

“Some people feel the rain.
Others just get wet.”



Quotes

“...You don't need a weatherman to know which way the wind blows.”

- Bob Dylan

“Some people feel the rain. Others just get wet.”

- Bob Dylan



Quotes

“...You don't need a weatherman to know which way the wind blows.”

- Bob Dylan

“Some people feel the rain. Others just get wet.”

- Bob Dylan



Quotes

“...You don't need a weatherman to know which way the wind blows.”

- Bob Dylan

“Some people feel the rain. Others just get wet.”

- Bob Dylan



Quotes

“...You don't need a weatherman to know which way the wind blows.”

- Bob Dylan

“Some people feel the rain. Others just get wet.”

- Bob Dylan





Rambus[®]

Visit us at Flash Memory Summit Booth #813

REVOLUTION!

THE IMPACT OF
EMERGING MEMORY

DAVID EGGLESTON
SVP NVM STORAGE DIVISION, RAMBUS

Each major transition in memory technology has been coupled with a revolution in system architectures that exploit the key advantages of the new memory. NAND flash enters its third decade of mass production as strong as ever, but it appears increasingly likely that a new non-volatile memory technology will emerge over the course of this decade to answer the demands of the data center and the mobile consumer.

- What are the key advantages of these emerging memories?
- What attributes are required to become the successor to NAND flash?
- What sort of revolution will these emerging memories bring to system architectures?
- How (and when) will these new memories bring change to the data center and mobile devices?