

3 Bit Per Cell NAND Flash Memory on 19nm Technology

Yan Li, Ph.D Sr. Director of NAND Design SanDisk Corporation

Forward Looking Statement

During our meeting today we will be making forward-looking statements. Any statement that refers to expectations, projections or other characterizations of future events or circumstances is a forward-looking statement, including those relating to revenue, pricing, market share, market growth, product sales, industry trends, expenses, gross margin, future memory technology, production capacity and technology transitions and future products.

Actual results may differ materially from those expressed in these forwardlooking statements due to the factors detailed under the caption "Risk Factors" and elsewhere in the documents we file from time-to-time with the SEC, including our annual and quarterly reports.

We undertake no obligation to update these forward-looking statements, which speak only as of the date hereof.



- Introduction to 3 bits per cell
- Margin loss due to temperature
- X3 program algorithm
- Performance and endurance tradeoff
- High speed IO TM 400Mbps
- Conclusion



- Introduction to 3 bits per cell
- Margin loss due to temperature
- X3 program algorithm
- Performance and endurance tradeoff
- High speed IO TM 400Mbps
- Conclusion



SLC MLC X3



- Ever increasing digital data increase demand for NAND flash memory
- The Read Perf in X3 does not differ much between SLC/MLC

SanDisk^{*}

All Bit Line Architecture (ABL) for High Performance





ABL and X3 Technologies



Combining X3 and ABL technologies @19nm means

Enabling many applications with higher capacity in Small Form Factor



Cell Degradation from Physical Scaling



Need innovative algorithms to maintain the reliability

Shrinking Vt margin requires more system management

SanDisk[®]

- Introduction to 3 bits per cell
- Margin loss due to temperature
- X3 program algorithm
- Performance and endurance tradeoff
- High speed IO TM 400Mbps
- Conclusion



Factors Affecting Vt Window

Based on SanDisk Internal Evaluation



SanDisk[®]

Temperature Cross Shift (TCS)



 When the X3 read levels are set at High Temp, there will be a lot of error bits when reading at Low Temp due to TCS

SanDisk[®]

TCO Compensated



• After temperature compensation, the read error reduced by 75%



- Introduction to 3 bits per cell
- Margin loss due to temperature
- X3 program algorithm
- Performance and endurance tradeoff
- High speed IO TM 400Mbps
- Conclusion



Cell-to-Cell Coupling (CCC) Trend



- With technology scaling, CCC increases dramatically
- Air Gap technology make the 19nm (AG) CCC equivalent to 24nm (no AG)~ 27% reduction

SanDisk[®]

Three-Step Programming (TSP)



- Each WL programming consists of 3 steps:
 - Step 1: Binary program
 - Step 2: Coarse program
 - Step 3: Fine program
- Residual CCC (RCCC~final Vth movements) is 5%

- Introduction to 3 bits per cell
- Margin loss due to temperature
- X3 program algorithm
- Performance and Endurance tradeoff
- High speed IO TM 400Mbps
- Conclusion



Factors Affecting Performance

- The final cell Vth distribution width ∆V is determined by
 - $\Delta V = \Delta V PGM(step)$
 - + RCCC(residual)

+ noise







Performance Gain



- The performance gain in 19nm X3 from the small residual CCC (RCCC) using TSP is 7% compared with 56nm X3 even though the CCC increased by 4.5 times
- Performance gain from precise TCO compensation is 5%

Performance for 19nm X3 128Gb Selected WL Waveforms





- 18MB/s with 2-plane (16KB x 2x3) programming
 - ABL is the main contributor to high performance
- Die Size 170.6mm²

SanDisk^{*}

Flash Memory Summit 2012 Santa Clara, CA

Raw Flash Capabilities vs. Market Requirements

Cost per Bit

Vertical Integration between memory design and system management →Enabling Applications of X3

> 24nm 2 bits/cell 19nm 2 bits/cell 19nm 3 bits/cell

Sequential R/W

SanDisk[®]

Endurance

- Introduction to 3 bits per cell
- Margin loss due to temperature
- X3 program algorithm
- Performance and endurance tradeoff
- High speed IO TM 400Mbps
- Conclusion



TM 400MB/s on 19nm X3 NAND





Flash Memory Summit 2012 Santa Clara, CA

- Introduction to 3 bits per cell
- Margin loss due to temperature
- X3 program algorithm
- Performance and endurance tradeoff
- Toggle mode 400Mbps
- Conclusion



Conclusion

- 19nm 3 bits/cell is successfully manufactured
 - 3 bits/cell NAND flash still possible in deep sub 20nm NAND flash
- 3 Bits/cell provide cost benefit and small form factor
- High Speed IO interface can achieve 400MB/s which improve the system performance
- Tradeoff can be employed between ECC, Endurance and Performance
- Vertical Integration between memory and system enable X3 into many applications at SanDisk



Acknowledgments

This work is developed jointly between SanDisk and Toshiba.

©2012 SanDisk Corporation. All rights reserved. SanDisk is a trademark of SanDisk Corporation, registered in the U.S. and other countries.

