

Operation Algorithms of NAND Chips for SSDs

Byoungjun Park Senior engineer SK hynix





- NAND portion in memory market grows up!
- Memory density increases along with SSD boom from 2011



WW market share of NAND Flash in memory

Source: http://www.semicon.org

Santa Clara, CA August 2012

70 20% 60 16% 50 12% 40 30 8% 20 4% 10 Ô 0% 2008 2009 2010 2011 2012E 2013F SSD shipment (Units: million) SSD % of total NAND demand

Source: DRAMeXchange, Jan., 2012



SSD market forecast



- Drop in NAND price increases SSD adoption rate, thus increasing demand for higher density SSDs.
- The growth of memory density goes down since 2006 \leftarrow Difficulties for scaling down



Mobile PC SSD Density Trend

Memory density trend of NAND Flash



• As technology node shrinks, endurance characteristics are degraded and ECC requirements are increased. \rightarrow Cell properties should be improved.



TEM images with various technology nodes

A life cycle and ECC comparison of NAND Flash



How can we improve NAND performance?



 Optimized Si process
 To obtain narrow Vth distribution with newly adopted Si process

- Operation algorithms
 → Vth adjustment considering with original cell properties.
- Controller assistance
- → Wear-leveling, retention/read refreshment, garbage collection and etc.





MLC and TLC NAND Flash memory devices are fabricated with 3x-,2x- and 2y-nm technology.

Optimized Si process conditions to minimize cell distributions and improve endurance characteristics .

<u>Cross-sectional TEM images of 2x-nm NAND</u> <u>Flash chips</u>



<u>An TEM image of air-gap between WLs with NAND</u> <u>chips</u>





Santa Clara, CA August 2012

Flash Electrical characteristics of NAND chips (1)

Vth characteristics as a function of Vpgm



The inset figure shows Vth drops during read operation with various IPD thickness

■ Saturated Vth → Leakage current between the F/G and C/G through the IPDs.

Thin vs. thick IPDs → more leakage current through IPDs and decrease of cell Vth. → Thickness of IPD layers should be optimized to prevent Vth drops.





<u>I-V curves with various EFD</u> (Electrical Field Distance, distance between C/G and active layer)



A schematic diagram of inversion at the edge of the active area.

Lower EFD
 → CG directly affects the edge area
 of the active layer during cell
 operation
 → Also decrease the programmed

→ Also decrease the programmed
 V_{th}.

→ It is very important to optimize the doping concentration of the active area and EFD.





Schematics diagram, state-machine and electrical properties of conventional ISPE and i-ISPE.



Elimination of the redundant erase stress with i-ISPE.

→ Erase operation can be finished within only one or two pulses after P/E cycles.





A VNR scheme (a) and Vth shift with VNR operation (b)



A VNR scheme

→ Bias voltages applied source and bulk.
 → Cell V_{th} is virtually sensed higher than real programmed level.

Advantages → The burden of highest programmed state such as charge loss, program disturbance and interference, can be relieved.





Erase operation bias control and optimization







Schematic diagram of data randomization process Vth distribution



To reduce the interference to victim cell.

→ Programmed level of neighboring cells should be considered.

The drastic V_{th} difference between victim and neighboring cells should be avoided to minimize the interference effect.



mory Operation algorithms (5)

Detrapping operation during program/erase



Santa Clara, CA August 2012



 An improvement of retention characteristic.
 → Life span of NAND Flash is prolonged without more ECC bits due to the specially proposed operation algorithm.



Retention & disturbance refreshment operation



Some blocks can be accessed continuously or remained for a long time without P/E and read operation. \rightarrow Unwanted errors are increased!!!

To avoid uncorrectable errors over ECC capability, data in these blocks are moved toward other blocks.



Without wear-leveling

With wear-leveling



Wear leveling technique

→ To prolong the lifetime of application devices based on NAND Flash with programming /erasing each block evenly. (Dynamic or static ???)





In this presentation, we show challenges and limitations of NAND flash memory devices based on floating gates for SSDs.

Thickness of IPD layers, EFD and the doping concentration of active area are critical factors to overcome those ones.

Various operation algorithms and controller-assisted NAND management are also introduced for enhancing reliability characteristics.

With these schemes, MLC and TLC NAND flash memory devices can achieve endurance properties for SSDs beyond technology shrinkage.

