



19nm 112.8mm<sup>2</sup> 64Gb Multi-level Flash Memory  
with 400Mb/s/pin 1.8V Toggle Mode Interface

Noboru Shibata  
Memory Design Department  
Toshiba Corporation

- Introduction to 19nm 64 Gbit MLC NAND (400 Mb/s/pin interface)
- Chip Architecture for Small Die Size
- MLC Programs Techniques
- New Features(Read-Latency Reduction)
- Summary of Key Features
- Conclusion




# Outline





- **Introduction**
- Chip Architecture for Small Die Size
- MLC Programs Techniques
- New Features(Read-Latency Reduction)
- Summary of Key Features
- Conclusion

# NAND Flash Density Trend




Since first 160nm 1Gb MLC was commercially introduced in 2001, Memory Density has expanded by over **100 times**

# Comparisons of first 1Gb MLC and latest 64Gb MLC



Technology	160nm	one-ninth	19nm
Density	1Gb	64 times	64Gb
Die Size	137mm <sup>2</sup>		112.8mm <sup>2</sup>
Mb/mm <sup>2</sup>	7.5	80 times	581
Architecture	Conventional Even / Odd		<u>All-<u>Bit-<u>Line</u></u>(ABL)</u>
SA configuration	Both Sided		Single Sided
Program unit	2kB (= 512B x4Plane)	8 times	16kB (=16kB x1Plane)
tProg	1.1ms		1.1ms
Prog. Perform.	1.9MB/s	8 times	15MB/s
Burst Cycle Time	20Mb/s/pin(50ns)	20 times	400Mb/s/pin(2.5ns)
Year	2001	10 years	2011

# Comparisons of 3bit /cell and 2bit /cell




- Two different directions (**3bit/cell** and **2bit/cell**)
  - **3bit/cell** enables highest Mb/mm<sup>2</sup>
  - **2bit/cell** offers better **performance and reliability**

- Introduction
- **Chip Architecture for Small Die Size**
  - **Single-Array Configuration**
  - **One Sided ABL(ABL) Architecture**
  - **High Speed Toggle Mode Interface**
- MLC Programs Techniques
- New Features(Read-Latency Reduction)
- Summary of Key Features
- Conclusion


# Single Array Configuration

## Conventional Even / Odd Architecture



2-Plane array configuration

## All-Bit-Line (ABL) Architecture




Single array configuration  
⇒ Small Die size



# Two-Sided Sense Amp Architecture

- Half of SAs are placed on each side of the array due to complexity of SA layout.




Conventional  
Two-sided SA


# One Sided ABL Architecture

- ❑ Same Metal pitch in SA as BL pitch
- ❑ Spacer patterning process


**Same Metal pitch**



**Conventional  
Two-sided SA**




**This work  
One-sided SA**




# Die Size Reduction


117.3mm<sup>2</sup>(100%) → 112.8mm<sup>2</sup>(94%)



# High Speed Toggle Mode Interface




**Conventional**  
**Two-sided sense amplifier**



**This work**  
**One-sided sense amplifier**

- ❑ **Minimized signal delays**
- ❑ **Lower power consumption**

# Measured Data Output Eye-Diagram




- **400Mb/s/pin@1.8V high-speed toggle mode interface is achieved!**

- Introduction
- Chip Architecture for Small Die Size
- **MLC Program Techniques**
  - **Bit-Line Bias Acceleration (BLBA)**
  - **BC-States-First Program Algorithm**
- New Features(Read-Latency Reduction)
- Summary of Key Features
- Conclusion


# Bit-Line (BL) RC

**24nm 64Gb D2**



**Bit-Line ~ 65,000cells**

**19nm 64Gb D2**




**Bit-Line ~ 130,000cells**




- Cells connecting to one Bit-Line is doubled  
→ **Larger Bit-Line (BL) RC**

# Bit-Line Bias Acceleration (BLBA)

## Acceleration Period




## Sense Period



→ Bit-Line pre-charge time is reduced by 20%




# Conventional-Program Algorithm



**State "b" and "c" Programing voltage is "high"**

# BC-States-First Program Algorithm




- "Program disturbs" and "cell-to-cell coupling effect" are suppressed
- Bigger incremental step size can be applied

# MLC Program Improvement

## □ High program throughput with high reliability


- |  | tProg reduction |
|--|-----------------|
| ◆ <u>A</u> ll- <u>B</u> it- <u>L</u> ine architecture (ABL)          | ----            |
| ◆ Bit-Line Bias Acceleration (BLBA)                                  | (6%)            |
| ◆ BC-states-first program algorithm                                  | (8%)            |
| ◆ Air Gap technology reduces FG coupling effect and word line(WL) RC | (10%)           |



**Program throughput : 15MB/s(16kB)**  
**tProg : 1.1ms**


- Introduction
- Chip Architecture for Small Die Size
- MLC Programs Techniques
- New Features(Read-Latency Reduction)
- Summary of Key Features
- Conclusion

# Program-Suspend Function




- ❑ Any page within any block can be read

# Program-Suspend Function




- ❑ Read data shifted out while program resumes

# Erase-Suspend Function



- Same sequence as at Reset command.
- Program operation as well as read operation is available without any restrictions on address input

# Erase-Suspend Function




- Read data can be shifted out upon resume of erase sequence.



# Read-Latency Reduction

- Read latency at program/erase is improved to 50us, which is comparable to normal read latency (~40us)

1ms at program  
4ms at erase



50us

**Conventional**

- ◆ Program-suspend function
- ◆ Erase-suspend function

**This work**



# Outline



- Introduction
- Chip Architecture for Small Die Size
- MLC Programs Techniques
- New Features(Read-Latency Reduction)
- **Summary of Key Features**
- **Conclusion**

# Summary of Key Features



- ❑ Density: 64Gb, 2-bit/cell
- ❑ One sided ABL architecture
- ❑ Organization
  - ◆ 16kB / Page
  - ◆ 2 Pages / WL
  - ◆ Single-array configuration
- ❑ Program Throughput: 15MB/s
- ❑ Burst Cycle Time:  
400Mb/s/pin Toggle mode @1.8V
- ❑ Power Supply: 2.7V to 3.6V
- ❑ Technology: 3-Metal 19nm CMOS
- ❑ DieSize: 112.8mm<sup>2</sup>

# Conclusion

- ❑ For the first time, a 112.8mm<sup>2</sup> 64Gb Multi-level (2bits/cell) NAND flash memory is developed
  - ◆ 19nm CMOS technology
  - ◆ Single Array configuration
  - ◆ One sided All-Bit-Line
- ❑ 400Mb/s/pin 1.8V high speed Toggle Mode interface
- ❑ 15MB/s programing throughput with high reliability
  - ◆ Bit-Line Bias Acceleration(BLBA)
  - ◆ “BC” states-First program algorithm
- ❑ Read latency is improved by Program-Suspend and Erase-Suspend functions

# Acknowledgments

The author thank M. Momodomi<sup>1</sup>, S. Ohshima<sup>1</sup>,

S. Mori<sup>1</sup>, T. Hara<sup>1</sup>, K. Quader<sup>2</sup>, M. Mofidi<sup>2</sup>,

R. Shrivastava<sup>2</sup>, Y. Fong<sup>2</sup>, S. Sprouse<sup>2</sup> , K. Kanda<sup>1</sup>,

T. Hisada<sup>1</sup>, K. Isobe<sup>1</sup>, M. Sato<sup>1</sup>, Y. Shimizu<sup>1</sup>,

T. Shimizu<sup>1</sup>, T. Sugimoto<sup>1</sup>, T. Kobayashi<sup>1</sup>, K. Inuzuka<sup>1</sup>,

N. Kanagawa<sup>1</sup>, Y. Kajitani<sup>1</sup>, T. Ogawa<sup>1</sup>, J. Nakai<sup>1</sup>,

K. Iwasa<sup>1</sup>, M. Kojima<sup>1</sup>, T. Suzuki<sup>1</sup>, Y. Suzuki<sup>1</sup>, S. Sakai<sup>1</sup>,

T. Fujimura<sup>1</sup>, Y. Utsunomiya<sup>1</sup>, T. Hashimoto<sup>1</sup>,

M. Miakashi<sup>1</sup>, N. Kobayashi<sup>1</sup>, M. Inagaki<sup>1</sup>,

**<sup>1</sup>Toshiba Corp., Yokohama, Kanagawa, Japan**

**<sup>2</sup>SanDisk Corp., Milpitas, California, USA**



# Acknowledgments

Y. Matsumoto<sup>1</sup>, S. Inoue<sup>1</sup>, Y. Suzuki<sup>1</sup>, D. He<sup>1</sup>, Y. Honda<sup>1</sup>,  
J. Musha<sup>1</sup>, M. Nakagawa<sup>1</sup>, M. Honma<sup>1</sup>, N. Abiko<sup>1</sup>,  
M. Koyanagi<sup>1</sup>, M. Yoshihara<sup>1</sup>, K. Ino<sup>1</sup>, M. Noguchi<sup>1</sup>,  
T. Kamei<sup>2</sup>, Y. Kato<sup>2</sup>, S. Zaitzu<sup>2</sup>, H. Nasu<sup>2</sup>, T. Ariki<sup>2</sup>,  
H. Chibvongodze<sup>2</sup>, M. Watanabe<sup>2</sup>, H. Ding<sup>2</sup>, N. Ookuma<sup>2</sup>,  
R. Yamashita<sup>2</sup>, G. Liang<sup>2</sup>, G. Hemink<sup>2</sup>, F. Moogat<sup>2</sup>,  
C. Trinh<sup>2</sup>, M. Higashitani<sup>2</sup>, T. Pham<sup>2</sup>, K. Kanazawa<sup>1</sup>  
and the entire Design, Layout, Device, Evaluation,  
Test, and Process teams for supporting  
the development of this project

**<sup>1</sup>Toshiba Corp., Yokohama, Kanagawa, Japan**

**<sup>2</sup>SanDisk Corp., Milpitas, California, USA**