



# 3D Vertical RRAM



**Henry (Hong-Yu) Chen, H.-S. Philip Wong**

**[hongyuc@stanford.edu](mailto:hongyuc@stanford.edu)**

**Stanford University, CA, USA**

**Collaborator: Peking University, China**

# What is RRAM?




- “0” : High Resistance State (HRS)
- “1” : Low Resistance State (LRS)
- HRS  $\rightarrow$  LRS: SET
- LRS  $\rightarrow$  HRS: RESET

# Why 3D Architecture in RRAM?


**RRAM has showed excellent single-cell performance.**

	FLASH	RRAM
cell area (F <sup>2</sup> )	<4 if 3D	<4 if 3D
multi-bit	3	3
scalability	<20nm	<10nm
voltage	>20V	<3V
speed	~10μs	<10ns
energy/bit	~100pJ	~0.1pJ
endurance	<1E5	1E6-1E12
retention	>10years	>10years

??




**3D NAND by Samsung, VLSIT, 2009**




**3D NAND by Toshiba, VLSIT, 2009**

**A technology path toward 3D integration is needed in RRAM.**

# Bit-Cost Effective 3D Integration




**Horizontal RRAM**



**V.S.**



**Vertical RRAM**




I. G. Baek, *et al.*, IEDM, 2011 (Samsung)

# Various 3D VRRAM Architectures

I. G. Baek, *et al.*, IEDM, 2009 & 2011(Samsung)



W.-C. Chien, *et al.*, VLSI, 2012(Macronix)






L. Zhang, *et al.*, IMW, 2013(IMEC)

# Recent Advances in Demonstration



## 1. Samsung [ I. G. Baek, *et al.*, IEDM, 2011 ]

TiN/TaOx/barrier/TiN  
**Size: 30nm in width**  
 Switching Voltage: ~3/-4V  
 Reset Current: ~80  $\mu$ A  
 Endurance: 100 Cycles



## 2. Macronix [ W.-C. Chien, *et al.*, VLSI, 2012 ]

W/WOx/SP-TiN/TiN  
**Size: 10nm x 100nm**  
 Speed: ~50ns  
 Reset Current: ~200  $\mu$ A  
 Switching Voltage: ~3/-2.5V  
 Good read immunity  
 Endurance: 600 Cycles(T)  
 Endurance: 300 Cycles(B)



The logo for the Flash Memory Summit features a yellow sunburst icon above the text "Flash Memory" in red and black, with "SUMMIT" in white on a blue rectangular background below it.


# Flash Memory Summit Outline

- 3D Vertical RRAM Demonstration
- Key Issues for 3D Memory Array
- Summary

- **3D Vertical RRAM Demonstration**
- Key Issues for 3D Memory Array
- Summary




# 3D Cross-Point Using Metal Planes



H.-Y. Chen, *et al.*, IEDM, 2012 (Stanford)


# 3D Cross-Point Using Metal Planes

**Each Vertical RRAM Cell is randomly accessible in the array!**




H.-Y. Chen, *et al.*, IEDM, 2012 (Stanford)

# 3D VRRAM: Write/Read Scheme





1.  $V_w$  applied to the selected cell's WL
2.  $V_w/2$  applied to unselected cells' WL (to avoid unintentional writing)
3. SL of the selected cell's pillar turned on
4. BL of the selected cell's pillar ground





1.  $V_r$  applied to the selected cells' WL
2. SL that controls the selected cells turned on
3. The data of a row of cells read out by the sense amplifier (S/A)


# Device Fabrication and Performance




voltage	<3.5V
current	~50 $\mu$ A
speed	~100 ns
R <sub>on</sub> /R <sub>off</sub>	100k $\Omega$ /10M $\Omega$
endurance	>1E8
retention	>28h@125C



# Metal Electrode Scaling




H.-Y. Chen, *et al.*, under review (Stanford)  
S. Yu, H.-Y. Chen, *et al.*, VLSIT, 2013 (Stanford)



**Metal electrode scaled to 5 nm is feasible.  
=> Improve integration density**



# Demonstration of Array Operation



	V1	V2	V3	V4
Read D1&D2	0	0	0~1V	0
Read D3&D4	0	0	0	0~1V
SET D1	0	Float	-4V	-2V
RESET D1	0	Float	+4V	+2V

**V/2 write scheme**

S. Yu, H.-Y. Chen, *et al.*,  
VLSIT, 2013 (Stanford)



The logo for the Flash Memory Summit features a yellow sunburst icon above the text "Flash Memory" in red and black, with "SUMMIT" in white on a blue rectangular background below it.


# Flash Memory Summit Outline

- 3D Vertical RRAM Demonstration
- **Key Issues for 3D Memory Array**
- Summary


# Challenges for 3D Memory Array

- Sneak path leakage
- Selection Device
- Parasitic capacitance
- Line resistance
- Plane resistance
- Interconnection
- Fabrication technologies


IMEC  
VRRAM\_1



Stanford  
VRRAM\_2




HRRAM  
2.5D






# Challenges for 3D Memory Array

- Sneak path leakage
- Selection Device
- Parasitic capacitance
- Line resistance
- Plane resistance
- Interconnection
- Fabrication technologies



**Sneak path causes read disturbance problem and increases the power consumption.**



# Challenges for 3D Memory Array

- Sneak path leakage
- **Selection Device**
- Parasitic capacitance
- Line resistance
- Plane resistance
- Interconnection
- Fabrication technologies

Sufficient on/off ratio requirement


High current density requirement  
Ex. ( $>10\text{MA}/\text{cm}^2$ )

Polarity requirement

High endurance requirement


Scalability requirement

3D low temperature fabrication requirement...




# Challenges for 3D Memory Array

- Sneak path leakage
- Selection Device
- **Parasitic capacitance**
- Line resistance
- Plane resistance
- Interconnection
- Fabrication technologies




**Parasitic capacitance causes RC delay.**




# Challenges for 3D Memory Array

- Sneak path leakage
- Selection Device
- Parasitic capacitance
- **Line resistance**
- Plane resistance
- Interconnection
- Fabrication technologies




**~ 4 orders of magnitudes' increase in  $R_j$  at scaled wire dimensions.**

J. Liang, et al. IMW 2012, p. 61.




# Challenges for 3D Memory Array

- Sneak path leakage
- Selection Device
- Parasitic capacitance
- Line resistance
- **Plane resistance**
- Interconnection
- Fabrication technologies




**The thinner the electrode, the more resistive plane electrode => Higher switching voltages**

H.-Y. Chen, *et al.*, under review (Stanford)




# Challenges for 3D Memory Array

- Sneak path leakage
- Selection Device
- Parasitic capacitance
- Line resistance
- Plane resistance
- **Interconnection**
- Fabrication technologies




**Complicated wire routing  
Increased circuit overhead**



# Challenges for 3D Memory Array


- Sneak path leakage
- Selection Device
- Parasitic capacitance
- Line resistance
- Plane resistance
- Interconnection
- **Fabrication technologies**

Etching AR  
~ 30



R. Katsumata, et al. *VLSI 2009*, p. 136.

**Etching capability  
CMOS-friendly material**



# Challenges for 3D Memory Array

- Sneak path leakage
- Selection Device
- Parasitic capacitance
- Line resistance
- Plane resistance
- Interconnection
- Fabrication technologies

**All the 3D array designs face the similar challenges with the different degree of influence.**

IMEC


VRRAM\_1

Stanford

VRRAM\_2

HRRAM

2.5D







# Summary

- **3D vertical RRAM cross-point array is promising for next generation mass storage due to the effective bit cost.**
- **A comprehensive understanding for the particular VRRAM array is reported in this talk:**
  - (1) memory architecture design**
  - (2) read/write schemes**
  - (3) device fabrication, scaling, and characterization**
  - (4) array operation demonstration**
- **Key issues for developing 3D memory array were discussed.**



## Acknowledgement



TOSHIBA

SanDisk



- ❑ Stanford Non-Volatile Memory Technology Research Initiative (NMTRI) member companies
- ❑ 973 Program (2011CBA00602), China
- ❑ Stanford Nanofabrication Facility (SNF), a member of the NSF-supported National Nanotechnology Infrastructure Network (NNIN)
- ❑ H.-Y. Chen is additionally supported by
  - Intel Fellowship
  - Taiwanese Government Scholarships to Study Abroad
  - IEEE Electron Devices Society PhD Student Fellowship



# Summary

- **3D vertical RRAM cross-point array is promising for next generation mass storage due to the effective bit cost.**
- **A comprehensive understanding for the particular VRRAM array is reported in this talk:**
  - (1) memory architecture design**
  - (2) read/write schemes**
  - (3) device fabrication, scaling, and characterization**
  - (4) array operation demonstration**
- **Key issues for developing 3D memory array were discussed.**