Mixed Ionic Electronic Conduction (MIEC) based Access Devices for 3-D Crosspoint Memory

 <u>Kumar Virwani</u>, G. W. Burr, R. S. Shenoy, G. Fraczak[†],
 C. T. Rettner, A. Padilla, R. S. King, K. Nguyen, A. N. Bowers,
 M. Jurich, M. BrightSky[†], E. A. Joseph[†], A. J. Kellock,
 N. Arellano, B. N. Kurdi, and K. Gopalakrishnan[†] (kvirwan@us.ibm.com)



IBM Almaden Research Center IBM T. J. Watson Research Center

Outline

- Motivation
- MIEC access device characteristics
 - DC IVs and pulse currents
 - -Large array yield and variability
 - -Thickness and CD scaling
- Crosspoint roles of an access device (AD)
 - Long term leakage of un-selected and half-selected states
 - Write operations and recovery to low leakage
 - Read operations
- Conclusions

1



Access device needed in series with memory element

• Cut off current 'sneak paths'

2

that lead to incorrect sensing and wasted power

- Typically diodes used as access devices
- Could also use devices with highly non-linear I-V curves

Access Device for 3D Crosspoint Memory



Basic Requirements

- High ON-state current density
 > 10 MA/cm² for PCM RESET
- Low OFF-state leakage ON/OFF ratio > 10⁷ for large arrays

• **BEOL-compatibility**

< 400 °C processing for 3D memory with multi-layer stacking

Bipolar operation (required for robust RRAM)
 → not possible with conventional diodes

→ ADs that could enable 3D for any low voltage NVM



MIEC Device Operation

Cu-containing MIEC (Mixed-Ionic-Electronic-Conductor^{*})

- Mobile Cu-ions → transport in E-field
- Cu interstitials/vacancies can act as dopants and <u>modulate</u>
 - local electron/hole concentration,
 - Schottky barriers at interfaces, etc.





CMP process for MIEC material with modified commercial Cu slurry \rightarrow

self-aligned MIEC diode-in-Via (DIV) in 200 mm wafer process (Shenoy *et al*, 2011 VLSI Tech. Sym.)

MIEC Access Devices for 3-D Crosspoint Memory

MIEC Device Performance



- Low (< 10pA) OFF state leakage currents near 0V bias
- High (> 400µA) ON state currents \rightarrow current density > <u>15MA/cm²</u>
- > **10⁷ ON / OFF** ratio

6

- Wide (0.8V) window with low current (<100pA)
- Endurance > 10⁸ cycles @ ~100µA currents

(Shenoy *et al*, 2011 VLSI Tech. Sym.)

MIEC Yield & Variability



• 100% yield and tight distributions in 512 kbit 1T-1MIEC array

(Burr et al, 2012 VLSI Tech. Sym.)

7



Conducting atomic force microscopy

with doped diamond and / or solid Pt probes

- Minimal wiring requiring few lithography steps
- Diode-in-via (DIV) structure the same as transistor arrays
- \rightarrow Vary SiN_x dielectric thickness for thickness scaling

(Virwani *et al*, 2012 IEDM)

Thickness scaling of MIEC ADs





- Scaled MIEC devices also offer 1e7 ON-OFF contrast and high speed
- Conduct ~150µA pulse currents
- CDs <30nm demonstrated no lower CD limit yet identified

(Virwani *et al*, 2012 IEDM)

AD requirements for 3D Crosspoint Memory High ON-state current density >10 MA/cm² for PCM / RRAM RESET Low OFF-state leakage current >10⁷ ON/OFF ratio, and wide low-leakage (< 100pA) voltage zone to accommodate half-selected cells in large arrays Back-End process compatible <400C processing to allow 3D stacking **Bipolar operation PCM or RRAM** needed for optimum RRAM operation Access \checkmark variability? Device \checkmark yield? long-term leakage? \checkmark scalability? • turn-OFF speed? \checkmark co-integration with NVM?

- ✓ turn-ON speed for write?
- ✓ endurance?
- ✓ manufacturability?

• turn-ON speed for read?

MIEC Access Devices for 3-D Crosspoint Memory











16 MIEC Access Devices for 3-D Crosspoint Memory



17





Conductive-AFM testing \rightarrow **thinner MIEC devices**







Summary: Mixed-Ionic-Electronic-Conduction (MIEC) Access Device

Strengths

- **High** enough **ON currents** for PCM cycling of PCM has been demonstrated
- Low enough OFF current for large arrays
- Very large (>>1e10) endurance for typical 5uA read currents
- Voltage margins > 1.5V with tight distributions
 → sufficient for large arrays
- CMP process demonstrated
- 512kBit arrays demonstrated w/ 100% yield
- Scalable to <30nm CD, <12nm thickness
- Capable of 15ns write, 50ns read
- Highly stable in un-/half-select conditions

Weaknesses

- Maximum voltage across companion NVM during switching must be low (1-2V) → influences half-select condition and thus achievable array size
- Endurance during NVM programming is strongly dependent on programming current



MIEC Access Devices for 3-D Crosspoint Memory

Acknowledgements

- Teya Topuria, Phil Rice, Eugene Delenia, Leslie Krupp, David Hepner, and David Erpelding - expert analytical and processing support
- Microelectronics Research Laboratory (MRL) at IBM T. J. Watson Research Center
- Stanford Nanofabrication Facility (SNF)
- Colleagues at IBM Almaden and IBM T. J. Watson Research Centers
- Management support from
 Dr. Chung Lam, Dr. Winfried Wilcke,
 Dr. Spike Narayan, and Dr. T. C. Chen

Thank you for your attention!

Questions? Please contact *kvirwan@us.ibm.com*

For more information & MIEC team

Overview of storage class memory and MIEC → <u>http://researcher.watson.ibm.com/researcher/view_project.php?id=3631</u>

• G. W. Burr, K. Virwani, R. S. Shenoy, Gloria (Ho) Fraczak, C. T. Rettner, A. Padilla, R. S. King, K. Nguyen, A. N. Bowers, M. Jurich, M. BrightSky, E. A. Joseph, A. J. Kellock, N. Arellano, B. N. Kurdi and K. Gopalakrishnan, "Recovery Dynamics and Fast (Sub-50ns) Read Operation with Access Devices for 3D Crosspoint Memory Based on Mixed-IonicElectronic-Conduction (MIEC)," *Symposium on VLSI Technology*, T6.4, (2013).

• K. Virwani, G. W. Burr, **Rohit S. Shenoy**, C. T. Rettner, A. Padilla, T. Topuria, P. M. Rice, G. Ho, R. S. King, K. Nguyen, A. N. Bowers, M. Jurich, M. BrightSky, E. A. Joseph, A. J. Kellock, N. Arellano, B. N. Kurdi and **Kailash Gopalakrishnan**, "Sub-30nm scaling and high-speed operation of fully-confined Access-Devices for 3-D crosspoint memory based on Mixed-Ionic-Electronic-Conduction (MIEC) Materials," *IEDM Technical Digest*, 2.7, (2012).

• Geoffrey W. Burr, Kumar Virwani, R. S. Shenoy, Alvaro Padilla, M. BrightSky, E. A. Joseph, M. Lofaro, A. J. Kellock, R. S. King, K. Nguyen, A. N. Bowers, M. Jurich, C. T. Rettner, B. Jackson, D. S. Bethune, R. M. Shelby, T. Topuria, N. Arellano, P. M. Rice, Bulent N. Kurdi, and K. Gopalakrishnan, "Large-scale (512kbit) integration of Multilayer-ready Access-Devices based on Mixed-Ionic-Electronic-Conduction (MIEC) at 100% yield," *Symposium on VLSI Technology*, T5.4, (2012).

• R. S. Shenoy, K. Gopalakrishnan, **Bryan Jackson**, K. Virwani, G. W. Burr, C. T. Rettner, A. Padilla, **Don S. Bethune**, R. M. Shelby, A. J. Kellock, M. Breitwisch, E. A. Joseph, R. Dasaka, R. S. King, K. Nguyen, A. N. Bowers, M. Jurich, A. M. Friz, T. Topuria, P. M. Rice, and B. N. Kurdi, "Endurance and Scaling Trends of Novel Access-Devices for Multi-Layer Crosspoint Memory based on Mixed Ionic Electronic Conduction (MIEC) Materials," *Symposium on VLSI Technology*, T5B-1, (2011).

• K. Gopalakrishnan, R. S. Shenoy, C. T. Rettner, K. Virwani, Don S. Bethune, R. M. Shelby, G. W. Burr, A. J. Kellock, R. S. King, K. Nguyen, A. N. Bowers, M. Jurich, B. Jackson, A. M. Friz, T. Topuria, P. M. Rice, and B. N. Kurdi, "Highly-Scalable Novel Access Device based on Mixed Ionic Electronic Conduction (MIEC) Materials for High Density Phase Change Memory (PCM) Arrays," *Symposium on VLSI Technology*, 19.4, (2010).

• G. W. Burr, Matt J. Breitwisch, Michele Franceschini, Davide Garetto, K. Gopalakrishnan, B. Jackson, B. Kurdi, C. Lam, Luis A. Lastras, A. Padilla, Bipin Rajendran, S. Raoux, and R. Shenoy, "Phase change memory technology," *Journal of Vacuum Science & Technology B*, 28(2), 223-262, (2010).

• G. W. Burr, B. N. Kurdi, J. C. Scott, C. H. Lam, K. Gopalakrishnan, and R. S. Shenoy, "An overview of candidate device technologies for Storage-Class Memory," *IBM Journal of Research and Development*, 52(4/5), 449 (2008).

• S. Raoux, G. W. Burr, M. J. Breitwisch, C. T. Rettner, Y. Chen, R. M. Shelby, M. Salinga, D. Krebs, S. Chen, H. L. Lung, and C. H. Lam, "Phase-change random access memory — a scalable technology," *IBM Journal of Research and Development*, **52**(4/5), 465,, (2008).

• Rich Freitas and Winfried Wilcke, "Storage Class Memory, the next storage system technology," *IBM Journal of Research* and *Development*, **52**(4/5), 439, (2008).

MIEC Access Devices for 3-D Crosspoint Memory