

Overcoming the Challenges of 10nmclass NAND Flash Memory

Yan Li, Ph.D Sr. Director of NAND Design SanDisk Corporation

Flash Memory Summit 2013 Santa Clara, CA



Forward Looking Statement

During our meeting today we will be making forward-looking statements.

Any statement that refers to expectations, projections or other characterizations of future events or circumstances is a forward-looking statement, including those relating to market <u>demand</u>, market growth, industry trends, expenses, future memory technology, and technology transitions and future products.

Actual results may differ materially from those expressed in these forwardlooking statements due to the factors detailed under the caption "Risk Factors" and elsewhere in the documents we file from time-to-time with the SEC, including our annual and quarterly reports.

We undertake no obligation to update these forward-looking statements, which speak only as of the date hereof.





Outline

- Demand for Flash Memory
- Challenges and Developments in 10nm Class NAND
- Future Development







Demand for NAND Flash Memory





Applications Driving NAND Demands







Source: Gartner Forecast





- Slower NAND scaling due to more complex process and fundamental changes in lithography
- Electrical/physical limits of NAND, higher density, and \$/GB scaling will require 3D approaches

SanDisk[®]

SanDisk Technology Strategy



3D BiCS Bit Cost Scalable NAND



- Efficient and Scalable 3D NAND Architecture
- Easy system adoption due to similarity to 2D NAND

3D ReRAM 3D Resistive RAM



- 32 Gb Test Chip Successfully Made on 24nm node
- Potential to Scale Below 10nm





Challenges and Developments in 10-nm Class NAND





The Effect of Scale Down (Technology Shrink)

Vt Distribution Comparison

Current Technology Future (Shrink) Technology

Vt distributions wider because of less control over the cell uniformity and small amount electrons in FG.



Vt



Reliability with Physical Scaling & 3Bits/cell



✤ 3 bits per cell continue in 1Ynm and 1Znm

More applications will use 3 bits per cell for cost reduction

SanDisk[®]



The Effect of Cycling + Data Retention







- Limited endurance in Flash Memory is due to Tunnel-Oxide Degradation and trap generation
- ♦ Thinner Oxide can help \rightarrow less data retention
- Heating to get the traps out?

SanDisk^{*}



The Effect of Cell to Cell Flash Memory Interferences

Interferences and noise cause the Vt Distribution to shift and widen









SanDisk[®]

Flash Memory Summit 2013 Santa Clara, CA



Energy Reduction – Lower Supply Voltage



Power Supply get lower for energy reduction





High Voltage generation may cost more power with lower VCC supply
 External pump device could be more efficient

SanDisk^{*}



Interface Speed impact on System performance
800MB/s need new transistors (extra process cost)





Future Development





3D NAND--Alternatives to 2D NAND

3D NAND Technology BiCS

- Doesn't require EUV
- Regular optical tools for less stringent HP
- Large cell for better reliability

Yield Challenge

- High aspect Ratio
- Multiple stack patterning
- Defect in 3-D structure

Y-cut: X-cut: **Bit Lines** WL O BL O Source Lines Select Gates Word Lines Note: Diagram not to scale

BiCS offers Cost cutting and overcome 2-D NAND scaling issues

SanDisk[®]

Flash Memory Summit 2013 Santa Clara, CA



3D ReRAM

SanDisk R&D making steady progress in 3D ReRAM
 3D ReRAM R&D Paper Presented at ISSCC 2013



3D ReRAM may scale to below 10nm node





Final Notes

Overcome the Challenges of 10nm–class NAND Flash

Advanced system management

- Intelligent memory managements and algorithm
- Trade off performance, data retention and endurance
- Enhanced system performance
 - High speed IO interface
 - Reduced energy consumption to allow massive parallel operations
- Advanced New Technologies on the Horizon
 - 3D NAND & ReRAM

The Flash industry needs breakthroughs to take advantage of the explosive storage demand in the digital age

Flash Memory continues to be the storage king

