



# SSDs with Error-Prediction LDPC (EP-LDPC) and Error-Recovery Schemes

Shuheï Tanakamaru<sup>1,2</sup>,

Yuki Yanagihara<sup>2</sup>, and Ken Takeuchi<sup>1</sup>

<sup>1</sup>Chuo University


<sup>2</sup>University of Tokyo

- Introduction
- Error Prediction (EP) LDPC scheme
  - Measurement results
- Error Recovery (ER) scheme
  - Program disturb error recovery pulse (PDRP)
  - Data retention error recovery pulse (DRRP)
- Summary & Conclusion

- Introduction
- Error Prediction (EP) LDPC scheme
  - Measurement results
- Error Recovery (ER) scheme
  - Program disturb error recovery pulse (PDRP)
  - Data retention error recovery pulse (DRRP)
- Summary & Conclusion


# NAND Controller Architecture

## NAND Controller



# NAND Controller Architecture

- Stronger ECC is required in the scaled NAND.
- Low-density-parity-check (LDPC) ECC is needed.




K. Prall et al., *IEDM*, pp. 102-105, 2010.

R. Motwani et al., *Flash Memory Summit*, 2011.

# Inter-cell Coupling

- Floating gate (FG)-FG capacitive coupling significantly degrades memory cell reliability as the design rules shrink.
- Direct field effect to channel is also observed.



J-D. Lee *et al.*, *EDL*, pp. 264-266, 2002.



M. Park *et al.*, *EDL*, pp. 174-177, 2009.

# Problem of Soft Decoding LDPC ECC

- Log-likelihood ratio is input to LDPC decoder.
- Increased number of  $V_{ref}$  result in large seq. read cycle.

$$LLR(y) = \ln \frac{p(x = 0 | y)}{p(x = 1 | y)} \quad p(x = 1 | y) + p(x = 0 | y) = 1$$

$x$ : Original symbol  
 $y$ : Received symbol




# Objectives of This Work

- To propose an error prediction (EP) LDPC ECC scheme without sequential read cycle increase to realize high reliability.
- To propose error recovery (ER) scheme to further enhance reliability.




# Proposed SSD Architecture



- Introduction
- **Error Prediction (EP) LDPC scheme**
  - Measurement results
- Error Recovery (ER) scheme
  - Program disturb error recovery pulse (PDRP)
  - Data retention error recovery pulse (DRRP)
- Summary & Conclusion

# Concept of the Proposed EP-LDPC



Likelihood of data "0"

$$LLR(0) = \log \frac{1 - BER_{Est}}{BER_{Est}}$$

Likelihood of data "1"

$$LLR(1) = \log \frac{BER_{Est}}{1 - BER_{Est}}$$


$BER_{Est}$ : Estimated BER with the error prediction sequence

- $V_{TH}$  information (x3)
- Inter-cell coupling information
- Write/erase cycles ( $N_{W/E}$ )
- Retention time ( $T_{Retention}$ )

Less  
sequential  
read cycles

# Program Sequence of the EP LDPC


- To estimate BER of the lower pages,  $N_{“1”}$  is counted and added to the program data.
- $N_{“1”}$  is protected by triplicated BCH ECC.




# Overall BER Estimation

$$BER_{\text{Lower}} = |N_{\text{"1" measured}} - N_{\text{"1" initial}}| / (\text{Page size})$$

## Data Retention Error: Ejection of electrons




## Program Disturb Error: Injection of electrons



# BER & Retention Time Estimation

- BER is estimated from the difference of the number of “1”-data.
- Retention time is estimated from the table (BER vs. retention time).



# Pre-recorded Tables (1)

$T_{\text{Retention}}$  table

W/E cycles


	$N_{W/E}$ 0	$N_{W/E}$ 1k	.....	$N_{W/E}$ 10k
Day 0	$BER_{0_0}$	$BER_{0_1}$	.....	$BER_{0_{10}}$
Day 1	$BER_{1_0}$	$BER_{1_1}$	.....	$BER_{1_{10}}$
.....	.....	.....	.....	.....
Day 100	$BER_{100_0}$	$BER_{100_1}$	.....	$BER_{100_{10}}$

$N_{W/E}$  table (Also used for wear-leveling)

Block number	0	1	.....	65536
$N_{W/E}$	$N_{W/E0}$	$N_{W/E1}$	.....	$N_{W/E65536}$

# Error Prediction

- Error prediction is performed with EP table.




$BER_{Est}$

$$\sim (BER_{Left\_\"01\"} + BER_{Right\_\"01\"} + BER_{Upper\_\"01\"} + BER_{Lower\_\"01\"}) / 4$$

$$= (0.0015 + 0.0015 + 0.0012 + 0.0013) / 4 = 0.0014$$



# Pre-recorded Tables (2)



- $N_{W/E}$
- $T_{RET}$
- Cell data


EP table

BER

Target cell data

	"11"	"01"	"00"	"10"
"11"	BER <sub>1</sub>	BER <sub>5</sub>	BER <sub>9</sub>	BER <sub>13</sub>
"01"	BER <sub>2</sub>	BER <sub>6</sub>	BER <sub>10</sub>	BER <sub>14</sub>
"00"	BER <sub>3</sub>	BER <sub>7</sub>	BER <sub>11</sub>	BER <sub>15</sub>
"10"	BER <sub>4</sub>	BER <sub>8</sub>	BER <sub>12</sub>	BER <sub>16</sub>


Upper cell data



- Introduction
- Error Prediction (EP) LDPC scheme
  - Measurement results
- Error Recovery (ER) scheme
  - Program disturb error recovery pulse (PDRP)
  - Data retention error recovery pulse (DRRP)
- Summary & Conclusion


# Acceptable Retention Time Extension

- Acceptable retention time is measured with 2 code rates (9/10, 2/3) and ECCs (BCH, EP-LDPC).




# Improvement of Acceptable BER

- Acceptable BER is measured with 2 code rates (9/10, 2/3) and ECCs (BCH, EP-LDPC).




# Improvement of Acceptable W/E Cycles

- Acceptable W/E cycles is measured with 2 code rates (9/10, 2/3) and ECCs (BCH, EP-LDPC).




- Introduction
- Error Prediction (EP) LDPC scheme
  - Measurement results
- Error Recovery (ER) scheme
  - Program disturb error recovery pulse (PDRP)
  - Data retention error recovery pulse (DRRP)
- Summary & Conclusion

# Flow of Error Recovery Scheme





# Program Disturb Error Recovery Pulse (PDRP)

- Electrons at the interface between control gate (CG) and inter-poly dielectric (IPD) are de-trapped with PDRP.




## Electron de-trapping






# Measurement results of PDRP

- Program disturb BER is reduced by 76% by PDRP.
- The recovered data is read about 10ms after PDRP.




# Transient Behavior after PDRP

- BER with PDRP converges to the BER without PDRP.





# Data Retention Error Recovery Pulse (DRRP)

- Electrons are injected to the floating gate with DRRP.




## Electron injection




# Measurement results of DRRP

- Data retention BER is reduced by 56% by 500-times DRRP.



- Introduction
- Error Prediction (EP) LDPC scheme
  - Measurement results
- Error Recovery (ER) scheme
  - Program disturb error recovery pulse (PDRP)
  - Data retention error recovery pulse (DRRP)
- **Summary & Conclusion**

# SSD Photograph



**SATA controller**

## Summary of Key Features (1)


	BCH	LDPC (Soft decoding)	EP-LDPC
Considered information	$V_{TH}$	$V_{TH}$ Inter-cell coupling	$V_{TH}$ Inter-cell coupling <b>W/E cycles</b> <b>Retention time</b>
Sequential read cycles	x1	x7	<b>x1</b>
Acceptable retention time	4 days	-	<b>45 days (&gt;x10)</b>

G. Dong *et al.*, *TCAS I*, pp. 429-439, 2009.


C. Kim *et al.*, *Symp. VLSI Circ.*, pp. 196-197, 2011.

## Summary of Key Features (2)

	Conventional SSD	Proposed SSD
Program disturb error recovery	None	PDRP (-76%)
Data retention error recovery	None	DRRP (-56%)



PDRP



DRRP



- Highly reliable solid-state drive (SSD) is proposed with two key techniques.
- Error-prediction (EP) LDPC architecture is proposed.
- By estimating the BER of each memory cell with the pre-recorded tables, acceptable retention time increases by over 10-times.
- Error-recovery (ER) scheme is proposed.
- Bit error is reduced by 76% with error-recovery pulses.

Thank you for your attention

This work is partially supported by  
CREST/JST.