

SSDs with Error-Prediction LDPC (EP-LDPC) and Error-Recovery Schemes

Shuhei Tanakamaru^{1,2}, Yuki Yanagihara², and Ken Takeuchi¹ ¹Chuo University ²University of Tokyo



- Introduction
- Error Prediction (EP) LDPC scheme
 - Measurement results
- Error Recovery (ER) scheme
 - Program disturb error recovery pulse (PDRP)
 - Data retention error recovery pulse (DRRP)
- Summary & Conclusion



- Introduction
- Error Prediction (EP) LDPC scheme
 - Measurement results
- Error Recovery (ER) scheme
 - Program disturb error recovery pulse (PDRP)
 - Data retention error recovery pulse (DRRP)
- Summary & Conclusion



NAND Controller Architecture



K. Takeuchi, JSSC, pp.1227-1234, 2009.



- Stronger ECC is required in the scaled NAND.
- Low-density-parity-check (LDPC) ECC is needed.





- Floating gate (FG)-FG capacitive coupling significantly degrades memory cell reliability as the design rules shrink.
- Direct field effect to channel is also observed.



J-D. Lee *et al.*, *EDL*, pp. 264-266, 2002. M. Park *et al.*, *EDL*, pp. 174-177, 2009.



Problem of Soft Decoding LDPC ECC

- Log-likelihood ratio is input to LDPC decoder.
- Increased number of V_{ref} result in large seq. read cycle.



R. Motwani *et al.*, *Flash Memory Summit*, 2011. C. Kim *et al.*, *Symp. VLSI Circ.*, pp. 196-197, 2011.



• To propose an error prediction (EP) LDPC ECC scheme without sequential read cycle increase to realize high reliability.

• To propose error recovery (ER) scheme to further enhance reliability.

Proposed SSD Architecture



S. Tanakamaru *et al.*, *ISSCC*, pp. 424-425, 2012.

Memory

SUMMIT



- Introduction
- Error Prediction (EP) LDPC scheme
 - Measurement results
- Error Recovery (ER) scheme
 - Program disturb error recovery pulse (PDRP)
 - Data retention error recovery pulse (DRRP)
- Summary & Conclusion





Program Sequence of the EP LDPC

- To estimate BER of the lower pages, $N_{"1"}$ is counted and added to the program data.
- $N_{"1"}$ is protected by triplicated BCH ECC.







- BER is estimated from the difference of the number of "1"-data.
- Retention time is estimated from the table (BER vs. retention time).





<u>*T*_{Retention}</u> table

W/E cycles

e		N _{W/E} 0	N _{W/E} 1k	 N _{w/E} 10k
ti	Day 0	BER _{0_0}	BER _{0_1}	 BER _{0_10}
uo	Day 1	BER _{1_0}	BER _{1_1}	 BER _{1_10}
<u>inti</u>			•••••	
Rete	Day 100	BER _{100_0}	BER _{100_1}	 BER _{100_10}

<u>*N*_{W/E} table (Also used for wear-leveling)</u>

Block number	0	1	 65536
N _{W/E}	N _{W/E0}	N _{W/E1}	 N_{W/E65536}



• Error prediction is performed with EP table.





Pre-recorded Tables (2)



17



- Introduction
- Error Prediction (EP) LDPC scheme
 - Measurement results
- Error Recovery (ER) scheme
 - Program disturb error recovery pulse (PDRP)
 - Data retention error recovery pulse (DRRP)
- Summary & Conclusion



Acceptable Retention Time Extension

Acceptable retention time is measured with 2 code rates (9/10, 2/3) and ECCs (BCH, EP-LDPC).





 Acceptable BER is measured with 2 code rates (9/10, 2/3) and ECCs (BCH, EP-LDPC).





Improvement of Acceptable W/E Cycles

 Acceptable W/E cycles is measured with 2 code rates (9/10, 2/3) and ECCs (BCH, EP-LDPC).





- Introduction
- Error Prediction (EP) LDPC scheme
 - Measurement results
- Error Recovery (ER) scheme
 - Program disturb error recovery pulse (PDRP)
 - Data retention error recovery pulse (DRRP)
- Summary & Conclusion





Program Disturb Error Recovery Pulse (PDRP)

• Electrons at the interface between control gate (CG) and interpoly dielectric (PD) are de-trapped with PDRP.





- Program disturb BER is reduced by 76% by PDRP.
- The recovered data is read about 10ms after PDRP.





• BER with PDRP converges to the BER without PDRP.





Data Retention Error Recovery Pulse (DRRP)

• Electrons are injected to the floating gate with DRRP.



Electron injection







Measurement results of DRRP

• Data retention BER is reduced by 56% by 500-times DRRP.





- Introduction
- Error Prediction (EP) LDPC scheme
 - Measurement results
- Error Recovery (ER) scheme
 - Program disturb error recovery pulse (PDRP)
 - Data retention error recovery pulse (DRRP)
- Summary & Conclusion



NAND controller NAND flash memories



SATA controller

S. Tanakamaru et al., ISSCC, pp. 204-205, 2011.



Flash Memory Summary of Key Features (1)

	BCH	LDPC (Soft decoding)	EP-LDPC
Considered information	V _{TH}	V _{тн} Inter-cell coupling	V _{TH} Inter-cell coupling W/E cycles Retention time
Sequential read cycles	x1	x7	x1
Acceptable retention time	4 days	-	45 days (>x10)

- G. Dong et al., TCAS I, pp. 429-439, 2009.
- C. Kim et al., Symp. VLSI Circ., pp. 196-197, 2011.



Flash Memory Summary of Key Features (2)

	Conventional SSD	Proposed SSD
Program disturb error recovery	None	PDRP (-76%)
Data retention error recovery	None	DRRP (-56%)







- Highly reliable solid-state drive (SSD) is proposed with two key techniques.
- Error-prediction (EP) LDPC architecture is proposed.
- By estimating the BER of each memory cell with the pre-recorded tables, acceptable retention time increases by over 10-times.
- Error-recovery (ER) scheme is proposed.
- Bit error is reduced by 76% with errorrecovery pulses.



Thank you for your attention

This work is partially supported by CREST/JST.