

Storage over PCIe® Design and Validation Techniques

Isaac Livny Field Applications Engineer Teledyne LeCroy Corporation





Layered Protocol Stack convergence

- Storage over PCI Express[®] architectural description
- Command queue generation example
- Emulating an SSD controller
- Emulating an SSD host
- Command Validation

PCIe® Layered Protocol Stack



SAS Layered Protocol Stack



Layered Protocols Support in Analysis Tools

- Hierarchical view display capability with multi layer expansion into sub-layers
- Multi-view capabilities
- Processing capability of upper layer through scripting to adopt to specification changes
- Tooltip feature to highlight specification details
- Performance and statistical analysis per instruction, by segment and overall trace
- Compacting of repetitive traffic
- Compacting of multiple 32 bit transactions into 64 bit upper layer commands



PCIe Hierarchical View Split Transaction





SAS Hierarchical View SCSI Command Decode





USB Hierarchical View SCSI Command Decode





- High speed protocol convergence
- Storage over PCI Express architectural description
- Command queue generation example
- Emulating an SSD controller
- Emulating an SSD host
- Command Validation







- The NVMHCI Workgroup released the NVM Express
 1.0 specification on March 1,
 2011 and is available at
 <u>www.nvmexpress.org</u>
- NVMe is a standardized high performance queuing interface and command set optimized for PCIe SSDs
- NVMe is scalable from client to enterprise applications





Flash NVM Express 1.0c Decodes

File Setup Record Generate Report Search View Tools Window Help
NVM 2.5 RequesterID ASQS ACQS Time Delta Time Stamp 0 x4 000:00:0 383 383 512.000 ns 0046 . 434 680 292 s
Admin Submission/completion Queue Size
Submission Queue Size (SQS): Defines the size of the Admin Submission Queue in entries. The minimum size of the Admin Submission Queue is two entries. The maximum size of the Admin Submission Queue is 4096 entries. This is a 0's based value
Completion Queue Size (CQS): Defines the size of the Admin Completion Queue in entries. The minimum size of the Admin Completion Queue is two entries. The maximum size of the Admin Completion Queue is 4096 entries. This is a 0's based value.
NVM 2.5 RequesterID ASQB AddressHi ASQB AddressLow Time Delta Time Stamp 1 x4 000:00:0 0x0000001 0xEF224000 304.000 ns 0046 . 434 680 804 s
Admin Submission Queue Base (ASQB):

Indicates the 64-bit physical address for the Admin Submission Queue. This address shall be memory page aligned (based on the value in CC.MPS). All Admin commands, including creation of additional Submission Queues and Col

Admin Submission Queue Base Address





Submission and Completion Queues



Submission Queue Head Pointer



Circular Queuing Interface



Viewing the NVM Express 1.0c



Courtesy SanDisk 2012

Command Completion

Capabilities sent to Host memory



Command Completion

Viewing the NVM Express 1.0c Flash Creating an I/O queue and Read command example

Create IO Submission Queue



Viewing the NVM Express 1.0c Flash NVMe Multiple Pointer Based Transactions

Physical Region Page(PRP)	
Image: Setup Record Generate Report Search View Tools Window Help Image: Setup Record Generate Report Search View Tools Window Help Image: Setup Record Generate Report Search View Tools Window Help Image: Setup Record Generate Report Search View Tools Window Help Image: Setup Record Generate Report Search View Tools Window Help Image: Setup Record Generate Report Search View Tools Window Help Image: Setup Record Generate Report Search View Tools Window Help Image: Setup Record Generate Report Search View Tools Window Help Image: S	
NVM 5.0 RequesterID IO SQT QID = 1 Time Delta Time Stamp 89 000:00:0 0x000B 0x000B 452.000 ns 0009 . 438 505 794 s	
NVM 5.0 RequesterID CompleterID OPC FUSE CID NSID MPTR Hi MPTR Low PRP1 Hi PRP2 Hi PRP2 Low SLBA LR FUA PRINFO NLB Dem fragment 90 x8 129:00:0 000:31:1 ID Cmd QPC FUSE CID NSID MPTR Hi MPTR Low PRP1 Hi PRP2 Hi PRP2 Low SLBA LR FUA PRINFO NLB DSM Incompre 0 x8 500 000:31:1 V0000000 0x0000000 0x0000000 0x00000000	essib I
NVM F.0 RequesterID CompleterID PRP LIST PTR Addr Hi Addr Lo Data Time Delta Time Delta Time Stamp 91 x8 129:00:0 000:31:1 PRP LIST PTR Addr Hi Addr Lo Data 0: 8FF42000 00000008 8FF43000 00000008 168.000 ns 0009.438 507 150 s 4: 8FF44000 00000008 00000000 00000000 0000000 1	
NVM 5.0 RequesterID Addr Hi Addr Lo Data Time Delta Time Stamp 92 R= 129:00:0 CMD PRP Addr Hi Addr Lo Data Len Data 1816 µs 0009.438 516 318 s	
NVM S0 RequesterID CMD PRP Addr Hi Addr Lo Data Time Delta Time Stamp 93 8** 129:00:0 0x00000008 0x8FF42000 0x00001000 1023 guadlets 2.124 µs 0009.438 509 166 s PRP List of pointers to	
NVM F.0 RequesterID CMD PRP Addr Hi Addr Lo Data Len Data Time Delta Time Stamp 94 88 129:00:0 CMD PRP Addr Hi Addr Lo Data Len Data Time Delta Time Stamp 1.284 µs 0009.432 511 290 s 1.284 µs 0009.432 511 290 s Memory addresses	_
NVM S0 RequesterID Addr Hi Addr Lo Data Len Usta 95 R x8 129:00:0 CMD PRP 0x00000008 0x8FF44000 0x00001000 0: 0001000 0009008 0530052 0055054 00570056 00590058 0058005A 005005C 0009008 00530052 0055054 0047004 00310032 00380032 00380032 00380032 00380032 00380032 00380032 00390038 00450044 00370036 00330032 12: 0019018 00210020 0048004A 004004C 004F004E 00510050 00530052 00550054 0027003E 00390038 00450044 00370036 00330032 00380032 00380032 00380032 00380032 00380032 00390038 00450044 00370036 00330032 00390038 00450044 00370036 00330032 00380032 00390038 00450044 00370036 0033003 66: 00490048 00510050 0050005C 004F004E 00480048 00550055 004F004E 00480048 00550054 00470046 00480048 00550054 00470046 00480042 00480042 00480048 00550054 00470046 0043004 00480048 00570056 00510050 00500056 00510050 005005)56)4E)32)4A)42)5A)02)CA)06)CE
NVM Requesterior Command Completion SCHO SC SC M DNK Inter Stamp 96 R X8 129:00:0 0x00000000 0x0000 0x0000 0x0000 0 0 48.000 ns 0009.438 514 894 s	



PCIe Architecture Queuing Flash Interface (PQI)







PCIe Architecture Queuing Interface (PQI)

- T10 has developed this standard.
- Defines the transport methods for exchanging information between SCSI devices using a PCI Express interconnect
- Defines a queuing layer, potentially used by SOP
- Alternative to NVM Express
- Target and Initiator Support
- Targeting PCIe 3.0





SCSI Over PCI Express(SOP/SOX)

- Developed by T10 Committee
- Compliance with SCSI Architectural Model
- Proposed support for SOP target ports interfacing to flash devices, RAID controllers, and other SCSI peripheral device types
- Targeting PCIe 3.0



Preliminary Protocol Stack

SCSI Express SOP/PQI IQ(Inbound



SCSI Express SOP/PQI Flash QQ(Outbound Queue)





Creating Administrative and Operational Queues

Creating an Operational Inbound Queue



Creating an Operational Outbound Queue



SCSI Express Initialization

📴 File Setup Record Generate Report Search View Tools Window Help





SCSI Express SOP Transfer Packet

Advancing Producer in Inbound Queue



Courtesy SanDisk 2012

Advancing Consumer in Outbound Queue











- The Serial ATA International Organization (SATA-IO) developed the specification
- This protocol combines the SATA AHCI software specification with the PCIe host interface
- SATA Express enables new devices to be developed that utilize the faster PCIe interface and maintain compatibility with a broad base of existing SATA applications
- Data Rate Support
 - PCIe 2.x at x2 link for 8GT/s data rate
 - PCIe 3.0 at x2 link for a 16GT/s data rate



FlashMemory

AHCI HBA Registers

詞 File Setup Record Generate Report Search View Tools Window Help 译 日 19 1年 19 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	R. O. R. Pkt Link Split NVM POI AHO
AHCI 5.0 RequesterID CompleterID CAP S64A SNCQ SSNTF SMPS SSS SALP SAL SCLO ISS SAM SPM FBSS PMD SSC PSC NCS CCC 0 x1 000:00:0 004:00:0 1 1 0	S EMS SXS NP Time Delta Time Stamp 0 0 7 22.976 µs 0008 . 574 012 896 s
AHCI 5.0 RequesterID CompleterID AL Reserved MRSM IE HR Time Delta Time Stamp 1 x1 000:00:0 004:00:0 GHC AL Reserved MRSM IE HR Time Delta Time Stamp 2.152 μs 0008.574 035 872 s S	
AHCI 5.0 RequesterID AE Reserved MRSM IE HR Time Delta Time Stamp 2 x1 000:00:0 GHC AE Reserved MRSM IE HR 1.344 µs 0008.574 038 024 s 1.344 µs 0008.574 038 024 s Image: Stamp	Registers
AHCI Requesteril Completeril GHC AL Reserved Interview Interview <th>J</th>	J
4 x1 000:00:0 004:00:0 0 0 0 0 0 2.200 μs 0008.574 041 448 s AHCI R+ 5.0 RequesterID GHC AE Reserved MRSM IE HR Time Delta Time Stamp 5 R+ x1 000:00:0 0 0 0 0 1.336 μs 0008.574 043 648 s	1. Port Control
AHCI So RequesterID CompleterID GHC AE Reserved MRSM IE HR Time Delta Time Stamp 6 x1 000:00:0 004:00:0 GHC AE Reserved MRSM IE HR Time Delta Time Stamp	2. Generic Host
AHCI F RequesterID CompleterID GHC F Reserved MRSM IE HR Time Delta Time Stamp 7 x1 000:00:0 004:00:0 0 0 0 2.088 μs 0008 . 582 155 600 s	Control(GHC)
AHCI 5.0 RequesterID CompleterID AE Reserved MRSM IE HR Time Delta Time Stamp 8 x1 000:00:0 004:00:0 0 0 0 0 2.104 μs 0008 . 582 157 688 s AHCI 50 RequesterID AE Reserved MRSM IE HR Time Delta Time Stamp	
9 R→ x1 000:00:0 GHC 1 0x0 0 0 1 1.440 µs 0008.582 159 792 s AHCL R→ 5.0 RequesterID CompleterID GHC AE Reserved MRSM IE HR Time Delta Time Stamp	
10 x1 000:00:0 004:00:0 1 0x0 0 0 1 421.699 ms 0008582 161 232 s AHCI Fine 5.0 RequesterID CompleterID 11 R → 5.0 RequesterID CompleterID 11 R → 1000:00:0 004:00:0	AHCI PCIe Configuration
AHCI 5.0 RequesterID CompleterID AE Reserved MRSM IE HR Time Delta Time Stamp 12 x1 000:00:0 004:00:0 0 0 0 0 0 2.248 μs 0009.003 864 032 s	Space Registers
AHCI 5.0 RequesterID GHC AE Reserved MRSM IE HR Time Delta Time Stamp 13 x1 000:00:0 GHC AE Reserved MRSM IE HR 13 x1 000:00:0 GHC AE Reserved MRSM IE HR 4HCI x00:00:0 GHC AE Reserved MRSM CAP: Host Capabilities	
Altor Reference Completend GHC Accessed internet Control 14 R+ x1 000:00:0 004:00:0 GHC Accessed internet AHCI Reference Completend Is Interrupt Pending § Is Interrupt Pending §	
15 1000:00:0 004:00:0 10 b000000000000000000000000000000000000	



SATA Express Port Control Setup

📴 File	Setup Re	ecord G	enerate Report	Search	View To	ols Wind	ow Help												2				0.e							
j 🚰 🔒	🎙 🕅	s 🕅		1 💹		2	🔆 • 🔀	🕉 - R5	(<mark>₽ →</mark> [*)	1	**		5 🛃	dub 📶	, 🟭 😣	0		@ 🕇	US F	Pkt Link S	Split NVM	PQI								
× AHC 203	R→	5.0 x1	RequesterID 000:00:0	PxCMD	IC No-Op	C As	SP ALPE	DLAE 0	ATAPI 0	APSTE 0	FBSCF 0	PESPC	CPD N 0	MPSP H	IPCP P	MA C	PS CR 0 1	FR MP	SS (CCS FR	E CLO	POD 0	SUD S	ST 1	ime Delta 1.520 μs	a s 001(Time St 0 . 002 6	<mark>amp</mark> 348 088 s		
* AHC 204	¦ R→	5.0 x1	RequesterID 000:00:0	Comple 004:0	eterID 0:0	PxCMD	ICC No-Op /	AS dle 0	P ALPE	DLAE 0	ATAPI 0	APSTE 0	FBSC 0	CP ESP	CPD 0	MPSP 0	HPCP 0	PMA CI	PS (0	CR FR 1 1	MPSS 0	CCS 0	FRE CL	_0 PC	DD SUD	ST 0 8	Time De 312.776	tta Ti µs 0010	<mark>me Stam</mark> 002 649	np) 608 s
AHC 205	R→	5.0 x1	RequesterID 000:00:0	PxCMD	IC No-Op	C AS	SP ALPE	DLAE 0	ATAPI 0	APSTE 0	FBSCF 0	P ESP C	OPD N	1PSP H 0	IPCP P 0	MA C 0	CPS CR	FR MP	SS (CCS FR	E CLC	POD 0	SUD S	ST 1	fime Delta 1.688 µs	a 6 0010	Time St 0 . 003 4	amp 162 384 s		
AHC 206	R→	5.0 x1	RequesterID 000:00:0	Comple 004:0	eterID 0:0	PxCMD	ICC No-Op /	AS dle 0	P ALPE 0	DLAE 0	ATAPI 0	APSTE 0	FBSC 0	P ESP 0	CPD 0	MPSP 0	HPCP 0	PMA CI	PS (CR FR 1 0	MPSS 0	CCS 0	FRE CL 0 0	LO PC	DD SUD	ST 1	Time De 8.113 r	lta T ns 0010	me Stam 003 464	1 p 1072 s
* AHC 207	¦l R→	5.0 x1	RequesterID 000:00:0	PxCLBI	J CL 0x000	.BU 00000	Time (* 1.76	D	<u>orf</u>	· ~	- n		า	20	ЧЧ	٢c			۰f	C	۸r	nr	ns	n	h	lic	et c	sot	n	
* AHC 208	¦l R→	5.0 x1	RequesterID 000:00:0	PxCLB	CL 0x0009	B D100	<mark>īme D</mark> 1.496 р.			19 ZZ4 S			Л	a	JU	IC	530	50	71	U			110		u	113	ot d	SCI	up	
AHC 209	R→	5.0 x1	RequesterID 000:00:0	Comple 004:0	eterID 0:0	PxCLB	CLB 0x0009D	100	<mark>lime Del</mark> 2.328 μ	a s 001	Time Sta 0 . 011 5	amp 80 720 s																		
AHC 210	R→	5.0 x1	RequesterID 000:00:0	PxFBU	FE 0x0000	0000	Time 1.6	> _	ort	CC	n n	tro		ad	ldr		SS	of	F	Re) C	ei	ve	h	FI	IS	ç	eti	In	1
* AHC 211	¦l R→	5.0 x1	RequesterID 000:00:0	PxFB (FB 0x0009D	140	me [1.712 µs	0010	. 011 <u>5</u> 84	696 s			'I (uu			00				<i>,</i> ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		v U	, u					٩Þ	
AHC 212	¦l R→	5.0 x1	RequesterID 000:00:0	Comple 004:0	eterID 0:0	PxFB	FB 0009D1	40 2	ne Delta 2.304 µs	0010	<mark>ime Star</mark> . 011 586	np 5 408 s																		





- Layered Protocol Stack convergence
- Storage over PCI Express architectural description
- Command queue generation example
- Emulating an SSD controller
- Emulating an SSD host
- Command Validation

NVMe Device script Submission Queue Setup



- The host creates a command for execution within the appropriate Submission Queue
- Admin submission queue base register
 0x7F55A000 is written to controller register, later used by controller to fetch the read command from host memory

NVM 0
Wait=TLP {
 TLPType=MWr32
 Length = 1 }
#NVM 1
Wait=TLP {
 TLPType=MWr32
 Length = 2 }



NVMe Device script Command fetch

^ N\	VM	2	<u>.5</u>	RequesterID	CompleterID	Admin	Cond 9	JPC F	FUSE	CID	NSID	M	PTR Hi	MPTR	Low	PRP1H	li PF	RP1 Low	PR	P2 Hi	PRP2	2 Low	CNS		Time S	tamp			
8	8	Kt X	۸4	007:00:0	0:00:000	Adminie	Id/	entify	b00 0	/x0000	0x000000/	00 0x0r	2000000	/ 0x0000/	0000 0	000000xi	00 0x7	7F5FA00) 0x000	00000	0x000(00000 C	Controller	003	0.9728	308 984	4 s		
	* Spl	lit Tra		2.5 Mam	MRd(32)	Requ	esterID	Com	pleterID	Tag	TC VC IF	5 <u> </u>	ddress	St/	atus	1						Da	ta						
	57	845		x4	000:0000	007	:00:0	000	0:00:0	0	0 0	7F	55A000	s	C	0: 000	000006	6 0000	0000 0	000000	00 00	000000	0 00000	0000	00000	000 7	F5FA000	000000	00
																8: 000	100000	0 0000	0000 0	200000	001 00	1000000	0 00000	0000	00000	000 0	0000000	00000	00
		C	0030	i <mark>me Stamp</mark> . 972 808 984	s																								
^ N\	√ M	P- 2	.5	RequesterID	Identify CDS	VID 9	SSVID	SN MM	I FR P	AB IEF	EE MIC M	DTS C	JACS A	CL AERI	L FRM	W LPA I	ELPE	NPSS A	/SCC S	SQES	CQES	NN	ON	CS F	USES [FNA V	WC AWU	N AWUP	F N\
ş	A	X	۸4	007:00:0	ruenuiy 600 r	Jx111D 0	JX0000			0 Oy	x0 0	0 07	(0000 2	.55 0	4	0	0	0	0	102	68	0x00000	004 0x0	000 0	x0000	0	0 0x00	FF 0x00F	F
	Lir 1	EXLA 0x00001 Ik Tra 1828	AT 0000 R←	RRT RRL F 0x00 0x00 1 2.5 TLP x4 2128	RWT RWL VS 0x00 0x00 VS Mem MV 010	Data 1023 b Vr(32) 0:00000	a ytes Lengti 64	Tir 0030 . h Re (me Stam 972 981 quester 007:00:0	10 1 232 s 10 Ta) 0	. <mark>g Add</mark>) 7F5F	7 <mark>ess</mark> A000	1st BE 1111	Last BE	64	Data dwords) Exp Pack	licit ACK et #2359	Me	trics #	Packets 2	Time 1 79.63	Delta 2 us	Ti 0030 .	<mark>me Sta</mark> 972 98	i <mark>mp</mark> 31 232 s		

- The controller fetches the command(s) in the Submission Queue from host memory
- The Admin submission queue base address register
 0x7F55A000is read from implemented memory resource through field substitution





- High speed protocol convergence
- Storage over PCI Express architectural description
- Command queue generation example
- Emulating an SSD controller
- Emulating an SSD host
- Command Validation



Testing NVM Express

- NVMe Registers emulation
 - Setup Admin Queue
 - Doorbell Registers
- Admin Commands
 - Delete I/O Submission Queue
 - Create I/O Submission Queue
 - Delete I/O Completion Queue
 - Create I/O Completion Queue
 - Get Log Page
 - Identify
 - Abort
 - Set Features
 - Get Features
 - Format NVM
 - Extensible for Vendor Specific Commands



Summit Z3-16 Protocol Exerciser



Pre-Silicon Device Emulation





Loading Config Space and Implementing Memory Space

Write Address S	pace				×
	File Path:			Offset (bytes):	Size (bytes):
Cfg :	cripts\sys_device_cfg_space_w_msi_x_1_bar	2	Ľ		
Mem64 :			E	0x00000000	0x20000000
Mem32 A :			E	0x00000000	0x08000000
✓ Mem32 B :	F:\Data_All\WVMe_Emulation\identify1	2	Ľ	0x00000000	0x00002000
IO A :			E	0x00000000	0x00000100
IOB:			Ľ	0x00000000	0x00000100
Clear				Write	Cancel
Gummit Z3-16 SN:63 평 김 좌 윤	8055	e s vice	Speed 2.5 G	Link St T/s ??? Detect	ate t.Quiet
Summit T3-16 SN:62	2102 DS x16 2.5 ••••••••				
🕥 🐞	US x16 2.5				
Ready					

Flash Memory SSD Drive Emulation

51

NVM	R→ 2.5 RequesterID ASQS ACQS Time Delta Time Stamp x4 000:00:0 127 127 1.464 μs 0199.362 722 052 s
NVM 5	R→ 2.5 RequesterID ASQB AddressHi ASQB AddressLow Time Delta Time Stamp x4 000:00:0 0x00000002 0x3D61B000 2.872 µs 0199362 723 516 s
▼ NVM 6	R→ 2.5 RequesterID ACQB AddressHi ACQB AddressLow Time Delta Time Stamp x4 000:00:0 0x30000002 0x3D61D000 2.904 µs 0199.362 726 388 s
NVM 7	R→ 2.5 RequesterID EN CSS MPS AMS SHN IOSQES IOCQES Time Delta Time Stamp x4 000:00:0 1 NVM command set 0 b00 0 0 0199.362729292 s
▼ NVM 8	R→ 2.5 x4 RequesterID CompleterID RDY CFS SHST Time Delta Time Stamp 1 0 b00 14.988 ms 0199.362 763 492 s 14.988 ms 0199.362 763 492 s
▼ NVM 9	R→ 2.5 x4 RequesterID 000:00:0 Admin SQT QID = 0 0x0001 Time Delta Time Stamp 192.276 µs 0199.377 751 104 s
▼ NVM 10	R- 2.5 RequesterID CompleterID Admin Cmd OPC FUSE CID NSID MPTR Hi MPTR Low PRP1 Hi PRP1 Low PRP2 Hi PRP2 Low CNS x4 008:00:0 000:00:0 000:00:0 00000000 0x00000000 0x000000000 0x000000000 0x000000000 0x000000000 0x000000000 0x000000000 0x000000000 0x000000000 0x000000000 0x00000000000000000000 0x00000000000000000000000000000000000
	Time Delta Time Stamp 1.179 ms 0199.377 943 380 s
▼ NVM 11	2.5 RequesterID VID SSVID SN MN FR RAB IEEE MIC MDTS OACS ACL AERL FRMW LPA ELPE NVSSC SQLS x4 008:00:0 VID 0x1570 0x1070 0x0000000AD55A46B 0 0x0 0 0x000000AD55A46B 0 0x0 0 0 0x000000AD55A46B 0 0x0 0 0x00000AD55A46B 0 0x0 0 0x0000000AD55A46B 0 0x0
	CQES NN ONCS FUSES FNA VWC AWUP NVSCC PSD MP ENLAT EXLAT RR RWL RWL PSD1 MP ENLAT RR RRL RWL PSD1 MP ENLAT RRL RWL RWL PSD1 MP ENLAT RRL RUL
	RWL PSD2 MP ENLAT EXLAT RRL RWL PSD3 MP ENLAT RRL RWL PSD3 MP ENLAT EXLAT RRL RWL PSD3 MP ENLAT EXLAT RRL RWL PSD3 MP ENLAT EXLAT RRL RWL PSD4 MP ENLAT RRL RWL PSD4 MP ENLAT EXLAT RRL RWL PSD4 MP ENLAT RRL RRL RUL RUL </th
	RWL VS Data Time Delta Time Stamp 0x00 0x00 0x0e
▼ NVM 12	2.5 RequesterID Command Completion SQHD SQID CID P SC SC M DNR Time Delta Time Stamp 008:00:0 0x000000000 0x0000 0x0000 0x0000 0 0 18.232 µs 0199 . 379 785 940 s
Link Tra 1965	R- Z.5 TLP Mem MWr(32) Length RequesterID Tag Address 1st BE Last BE Data VC ID Explicit ACK # Packets Time Delta 995 010:00000 1 008:00:0 0 FEE3F00C 1111 0000 1 dword 0 Packet #7599 10.420 µs
	Time Stamp 0199 . 379 804 172 s
▼ NVM 13	R→ 2.5 RequesterID Admin CQH QID = 0 Time Delta Time Stamp x4 000:00:0 0x0001 13.547 ms 0199.379 814 592 s



Setting up Controller Registers

Submission queue size

Submission queue BAR

Completion queue BAR

Enable doorbell execution

Submission queue tail doorbell

1 NVM $R \rightarrow \frac{2.5}{x4}$	RequesterID 000:00:0	ASQS ACQS Time Stamp 127 127 0199.362722052 s
Link Tra 1920	→ 2.5 TLP x4 961	MWr(32) Length RequesterID Tag Address 1st BE Last BE Data 010:0000 1 000:00:0 0 FE400024 1111 0000 1 dword
[^] NVM R→ 2.5 5 x4	RequesterID 000:00:0	ASQB AddressHi ASQB AddressLow Time Stamp 0x00000002 0x3D61B000 0199.362723516 s
Link Tra 1921	→ 2.5 TLP x4 962	MWr(32) Length RequesterID Tag Address 1st BE Last BE Data 010:00000 1 000:00:0 0 FE400028 1111 0000 00B0613E
Link Tra 1922	→ 2.5 TLP x4 963	MWr(32) Length RequesterID Tail Address 1st BE Last BE Data 010:00000 1 000:00:0 0 FE40002C 1111 0000 02000000
[^] NVM R→ 2.5 6 X4	RequesterID 000:00:0	ACQB AddressHi ACQB AddressLow Time Stamp 0x00000002 0x3D61D000 0199 . 362 726 388 s
[*] Link Tra 1923 R	→ 2.5 TLP x4 964	MWr(32) Length RequesterID Tag Address 1st BE Last BE Data 010:00000 1 000:00:0 0 FE400030 1111 0000 1 dword
[*] Link Tra 1924 R	→ 2.5 TLP x4 965	MWr(32) Length RequesterID Taj Address 1st BE Last BE Data 010:00000 1 000:00:0 0 FE400034 1111 0000 1 dword
[^] NVM R→ 2.5 7 X4	RequesterID 000:00:0	EN CSS MPS AMS SHN IOSQES IOCQES Time Stamp 1 NVM command set 0 b00 0 0 0199.362729292 s
[*] Link Tra 1925 R	→ 2.5 TLP x4 966	MWr(32) Length RequesterID Tag Address 1st BE Last BE Data 010:00000 1 000:00:0 0 FE400014 1111 0000 1 dword
¹ NVM R→ 2.5 8 R→ x4	RequesterID 000:00:0	CompleterID RDY CFS SHST Time Stamp 008:00:0 1 0 b00 0199 . 362 763 492 s
[*] Split Tra 959 R	→ <mark>2.5</mark> x4 Mem	MRd(32) RequesterID CompleterID Tag TC VC ID Address Status Date 000:00000 000:00:0 008:00:0 1 0 0 FE40001C SC 1 dw
[^] NVM R→ 2.5 9 R→ x4	RequesterID 000:00:0	Admin SQT QID = 0 Time Stamp 0x0001 0199.377 751 104 s
Link Tra 1928	→ 2.5 TLP x4 968	MWr(32) Length RequesterID Tag Address 1st BE Last BE Data 010:00000 1 000:00:0 0 FE401000 1111 0000 1 dword



Identify Command Execution



Identify Command Execution Fla

System Mem	ory command	NVMe C	ontrolle	r registe	ers
Address	Data	Register	Address	Data	
0x3D61B000	0x3D2DA160	ASQB	0x28	3D61B000	
			vice men	norv snac	<u>م</u>
System Memo	ory Data			lory spac	
Address	Data	Address	Dat	ta	
0x3D2DA160	0x70157015				
		0x3D61B000	3D2[DA160	
				•	
					42



Emulated NVMe Device Shown in Device Manager

A Device Manager	_ 0 X
<u>File Action View H</u> elp	
Image: Second Secon	
Processors	
Storage controllers Storage controllers JMicron JMB36X Controller JMicron JMB36X Controller System devices	
▷ 💗 Universal Serial Bus controllers	



Emulated Drive Shown in Disk Management

🛃 Computer Management										x
File Action View Help										
🗢 🔿 🖄 🗊 🚺 🖬	Y B									
Computer Management (Local System Tools Cash Scheduler	Volume C:) NEW VOLUME Sustem Reserved	Layout Ty Simple Ba Simple Ba	ype File S asic NTFS asic FAT3	System	Status Healthy (Boot Healthy (Prim Healthy (Syste	t, Page File, Crash Dump, Primary Partition) hary Partition) em Active Primary Partition)	C 9: 24	Actions Disk Managem More Actio	ent ons	•
 Levent Viewer Shared Folders Local Users and Groups Performance Device Manager Storage Disk Management Services and Applications 	System Reserved	Simple Ba	asic NTFS	5	Healthy (Syste	em, Active, Primary Partition)	1(·
	✓ Disk 0 Basic 931.51 GB Online	System Res 100 MB NTF Healthy (Sys	III Served S stem, Av	(C:) 931.41 GI Healthy (3 NTFS Boot, Page Fi	AutoPlay NEW VOLUME (E:) General options Open folder to view files using Windows Explorer				
	Disk 1 Basic 255 MB Online	NEW VOLUI 253 MB FAT: Healthy (Prin	ME (E:) 32 mary Partit	tion)		Speed up my system using Windows ReadyBoost <u>View more AutoPlay options in Control</u>	Pan	<u>el</u>		
	CD-ROM 0									





- High speed protocol convergence
- Storage over PCI Express architectural description
- Command queue generation example
- Emulating an SSD controller
- Emulating an SSD host
- Command Validation



Testing NVM Express



NVM Commands

- ✓ Write
- Read
- Compare
- Extensible for Vendor Specific Commands
- Queue Management
- Come up in Device Manager
- Extensible Vendor Specific Features (for Get/Set Features)
- Complete commands via fused Commands (i.e. Compare & Write)



Initialization example

```
; This script performs basic initialization of an
NVMe device
; Set up BARs;
; Enable bus master, memory space,
set interrupt disable;
; Set Max payload and read request in Device
Control;
; Write MSI-X table and enable MSI-X.
include="nvme_definitions.peg"
packet="Temp_ConfigWrite0"
```

```
Register = 0x10
Payload = ( BAR0_ADDRESS_FLIPPED )
```

```
,
wait=TLP { TLPType = Cpl }
packet="Temp_ConfigWrite0"
```

```
Register = 0x14
Payload = ( 0 )
```

```
wait=TLP { TLPType = Cpl }
```

; This script performs NVM specific initialization by writing Controller registers on the device

```
include="nvme_definitions.peg"
```

```
; Set ACQS and ASQS in AQA – Admin Queue Attributes register
```

packet="Temp_OneDwordWrite"

```
Address = ( CONTROLLER_REGISTERS_BASE + 0x24 )
```

```
Payload = (7F007F00)
```

```
}
```

; Set Admin submission Queue address base ASQB high and low . This address corresponds to the base address set for Mem_64 Host region in the generation options file "host_go.gen"

```
; ASQ – Admin Submission Queue Base Address
low
packet="Temp_OneDwordWrite"
{
Address =
( CONTROLLER_REGISTERS_BASE + 0x28 )
Payload = ( 0080AA2F ) }
```





Layered Protocol Stack convergence

- Storage over PCI Express architectural description
- Command queue generation example
- Emulating an SSD controller
- Emulating an SSD host
- Command Validation



Exerciser Features for Storage over PCIe validation

- Read completion payload storage for later processing to implement command queuing
- Branch upon write payload and procedure activation to implement doorbell registers
- DMA descriptor implementation and the use of descriptor data through field substitution
- Creation of data structures in emulator memory
- Trace export to generation file with different timing options
- Extraction of configuration file from trace and import to device emulator



Command Validation-NVMe - Generation script

include="nvme_start.peg"

; Pre-program command in the Host Memory Region. This is the Mem_64 Host region

; defined in the generation options file "nvme_host_gen_options.gen"

; Command data is copied from the trace taken a the last call

AddressSpace=Write

Location=Mem64

Offset = 0

Size = 128

LoadFrom =



Command Validation-NVMe - Generation script

```
; Write Admin Submission queueTail Doorbell Register
```

```
packet="Temp_OneDwordWrite"
{
    Address = ( CONTROLLER_REGISTERS_BASE + 0x1000 )
    Payload = ( 01000000 )
```

; Wait for the Controller to process the command. This will include writing the Identify data, ; writing the Admin completion Queue, and sending the MSI-X interrupt at vector wait=TLP

```
TLPType = MWr32
Address = ADMIN_INT_VECTOR_ADDRESS
}
; Write Admin Completion Queue Head Doorbell Register
packet="Temp_OneDwordWrite"
{
Address = ( CONTROLLER_REGISTERS_BASE + 0x1004 )
Payload = ( 01000000 )
}
```



Command Validation-NVMe - Verification script

Constant definitions

Test stage definitions, should be sequential const STAGE_NVME_CONFIG = 0; const STAGE_ADMIN_DORBELL_1 = 1; const STAGE_READ_CMD_1 = 2; const STAGE_TRANSFER_DATA_1 = 3; const STAGE_WRITE_CPL_1 = 4; const STAGE_SEND_INTERRUPT_1 = 5; const STAGE_ADMIN_DORBELL_2 = 6; const STAGE_READ_CMD_2 = 7; const STAGE_TRANSFER_DATA_2 = 8; const STAGE_WRITE_CPL_2 = 9; const STAGE_SEND_INTERRUPT_2 = 10; # Variable declarations

set Admin_SQB_Low = 0; set Admin_SQB_High = 0; set Admin_CQB_Low = 0; set Admin_CQB_High = 0; set PRP1_High = 0; set PRP1_Low = 0; set PRP2_High = 0; set PRP2_Low = 0; set Cmd_Dw10 = 0; set CurrentIdentifyXferredLength = 0; set TestStage = 0; set CurrentChannel = 0;



Command Validation-NVMe - Verification script

Function: OnStartScript()

Description: The application calls this function at the beginning of the script execution. OnStartScript()

```
ReportText( "Verifying Identify Command...");
SendAllChannels();
SendLevelOnly( LINK);
SendTraceEvent( LINK CONFIG);
SendTraceEvent( _LINK_COMPLETION );
SendTraceEvent(_LINK_MEMORY);
Admin_SQB_Low = 0; # initialize variables
Admin_SQB_High = 0;
Admin_CQB_Low = 0;
Admin_CQB_High = 0;
PRP1_High = 0;
PRP1 Low = 0;
PRP2 High = 0;
PRP2 Low = 0;
Cmd Dw10 = 0;
CurrentIdentifyXferredLength = 0;
TestStage = STAGE_NVME_CONFIG;}
```



Command Validation-NVMe- Verification script

- # Function: ProcessEvent()
- # Description: Entry point of the script.

The application calls this function every time it finds the relevant trace event. ProcessEvent()

```
CurrentChannel = in.Channel;
event type = in.TraceEvent;
# transaction status checking
if( in.TransactionStatus == LINK_TRA_STATUS_INCOMPLETE )
  FailTest( "Transaction wasn't complete at the Link Layer" );
  return null;
select
  event type == LINK CONFIG
                                 : ProcessCfgRequest();
  event_type == _LINK_COMPLETION : ProcessCompletion();
  event_type == _LINK_MEMORY : ProcessMemReadOrWrite();
};
return Complete();
```



NVMe Command Validation Resulting Trace

Y Split Tra 9 R→ 2. x1	Cfg CfgRd0 RequesterID CompleterID Tag TC VC ID DeviceID Register Status Class Code Revision ID #LinkTras Time Detta Time Stamp 000:00100 064:02:0 129:00:0 0 0 129:00:0 0x008 SC 0x010802 0x01 #LinkTras Time Detta Time Stamp
[*] Split Tra 10 R→ 2.	Cfg CfgRd0 RequesterID CompleterID Tag TC VC ID DeviceID Register Status Base Address Register 0 # LinkTras Time Delta Time Stamp 000:00100 064:02:0 129:00:0 0<
$\begin{array}{c} \bullet \text{NVM} \\ 0 \end{array} \xrightarrow{R \to 0} \begin{array}{c} 2.1 \\ x^{*} \end{array}$	RequesterID CC EN CCSS MPS AMS SHN IOSQES IOCQES Time Delta Time Stamp 064:02:0 0 NVM command set 0 b00 0 0 0 26.888 us 0002 . 747 277 224 s
[*] NVM R→ 2. 1 X ⁺ X ⁺	RequesterID AQA ASQS ACQS Time Delta Time Stamp 064:02:0 127 127 127 127 18.936 us 0002 . 747 304 112 s
× NVM 2 R→ 2.3 x1	RequesterID ASQB AddressHi ASQB AddressLow Time Delta Time Stamp 064:02:0 0x00000004 0x2FAA8000 0002 . 747 323 048 s
× NVM 3 R→ 2.	RequesterID ACQ ACQB AddressHi ACQB AddressLow Time Delta Time Stamp 064:02:0 0x00000004 0x2FAAA000 37.608 us 0002 . 747 363 648 s
× NVM 4 R→ 2.1 x1	RequesterID CC EN CCSS MPS AMS SHN IOSQES IOCQES Time Delta Time Stamp 064:02:0 1 NVM command set 0 b00 0 0 775.660 ms 0002 . 747 401 256 s
[*] NVM R→ 2. 5 R→ x1	RequesterID SayTDBL Admin SQT QID = 0 Time Delta Time Stamp 064:02:0 0x0001 704.000 ns 0003.523 061 552 s
[▼] NVM R+ 2. 6 R+ x1	RequesterID CompleterID Admin Cmd OPC FUSE CID NSID MPTR Hi MPTR Low PRP1 Hi PRP1 Low PRP2 Hi PRP2 Low CNS Time Delta Time Stamp 129:00:0 000:00:0 000:00:0 00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x3F25EB100 0x00000000 0x3F25C000 Controller 275.656 us 0003.523 062 256 s
× NVM R← 2.3	RequesterID VID SSVID SN MN FR RAB IEEE MIC MDTS OACS ACL AERL FRMW LPA ELPE NPSS AVSCC SQES NN 129:00:0 VID 0x1111D 0x11111 IDT_SN_0000 IDT V.Board NVMe SSD 1.5.0 1 0x313233 1 0 0x0006 3 5 5 1 63 0 1 102 68 0x00000000
ONCS 0x0006	FUSES FNA VWC AWUPF NVSCC PSD0 MP ENLAT EXLAT RRT RWL RWL Data Time Delta Time Stamp 0x0000 0 1 0xFFFF 0xFFFF 1 0x0000064 0x00000064 0x00 0x00 </th
× NVM R← 2.3	RequesterID Command Completion SQHD SQID CID P SC SCT M DNR Time Delta Time Stamp 129:00:0 0x00000000 0x00001 0x00000 0x00000 10x0000 0x00000 0x00000 0x00000 0x0000 0
[*] Link Tra 66 R← 2.	TLP MWr(32) Length RequesterID Tag Address 1st BE Last BE Data VC ID Explicit ACK # Packets Time Delta Time Stamp 1070 010:00000 1 129:00:0 0 FFABF00C 1111 0000 Packet#133 # Packets Time Delta Time Stamp
[™] NVM R→ 2. 9 R→ x1	RequesterID Admin CQH QID = 0 Time Delta Time Stamp 064:02:0 0x0001 161.856 us 0003.526 346 968 s
× NVM R→ 2. 10 R→ x1	RequesterID SayTDBL Admin SQT QID = 0 Time Delta Time Stamp 064:02:0 0x0002 728.000 ns 0003.526 508 824 s
× NVM R← 2. 11 X1	RequestedD CompleterID Admin Cmd OPC FUSE CID NSID MPTR Hi MPTR Low PRP1 Hi PRP1 Low PRP2 Hi PRP2 Low CNS Time Delta Time Stamp 129:00:0 000:00:0 000:00:0 000:00:0 000:00:0 0x0000000 0x0000000 0x0000000 0x0000000 0x0000000 0x0000000 0x0000000 0x0000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x000000000 0x00000000 <



- Storage devices have adopted the serial protocol host interface
- SSDs are becoming an integral part of the Enterprise infrastructure
- SSDs are moving towards a PCIe host interface
- NVM Express, SCSI Express, and SATA Express are new compelling implementations for the SSD host interface
- PCI Express based SSD implementations leverage off PCI Express Analysis expertise