

# **Fine-tuning the Flash Engine**


#### Flash on the Memory Bus Panel

Rakesh Cheerla, SMART Modular Technologies



## **Comparison of Memory Technologies**

Next Gen Memory



#### Next Gen Memory must fill the DRAM & Flash latency gap

Flash Memory Summit 2014 Santa Clara, CA



### Memory Working with Flash

High Latency, Low BW		4K Pages	Block Erase
100µs read 1.5ms write	1/10X DIMM BW	Byte vs. 4K Page	Erase: 5ms Latency (Worst): 100ms
Simplify Design 1. Remove SATA/PCIe/NVMe		Better Caching 1. Large RW cache	Erase optimization
2. Append Writes		2. Write Merging & Data Forwarding	Cache erased page
Improve DRAM hit rate			
1. Flash aware data layout		Write less to flash	
2. Application aware prefetching		1. Late Writeback	
Increase Parallelism		2. Compress / Dedupe	
Application Acceleration Lookups Transactions Pointer References		Alternatives <ol> <li>Memory Mapped PCIe M.2 Cards</li> <li>Intel Xeon + FPGA Socket ?</li> </ol>	

Architect around flash limitations for high performance DIMM bus



- Seamless transition to Next-Gen Memory
- Innovate to mitigate flash challenges
- Think Applications!