

Designing a Configurable NVM Express Controller/Subsystem

Ravi Thummarukudy

"The IP enabled solutions provider"



AGENDA

Company Overview

NVMe SSDC Subsystem

NVMe Features & Configurability

Configurable IP Components

Summary





NVMe SSDC Subsystem

NVMe Features & Configurability

Configurable IP Components

Summary



The Mobiveil Team

Leadership

- Management with 25+ years experience in Semiconductor/Silicon IP/Systems/software
- 100+ member development team with previous experience in high speed interfaces located in US & India
- Previously founded GDA Technologies, Inc and grew to strong IP and Services group, 500+ engineers strong.

Key differentiators

Developed several highly configurable key high speed IP blocks in the last 10+ years (PCI Express, Hyper Transport, Serial RapidIO, SPI4.2, DDR4/3,Flash Controllers etc)

Locations

Headquarters in Milpitas, CA

India design centers: Chennai & Bangalore Sales: Offices/Reps worldwide



NVMe SSDC Subsystem



NVMe SSDC Subsystem

NVMe Features & Configurability

IFC


Summary







Mobiveil NVMe SSDC Subsystem



On Chip AXI Interconnect
On Chip APB Interconnect
Inter block AXI Interconnect



NVMe SSDC Subsystem


NVMe Feature & Configurability

Configurable IP Components

Summary



Mobiveil Subsystem IP Advantages



Superior Technical Solution: Most Feature rich IP, Complete Customization and delivery Solution



Market leading & most exhaustively proven cores in the market: Industry leaders are using these cores



Consortium Participation: NVM Express- Member, RIO – Member, PCISIG – Member, HMC - Member



Support: Clear IP Focus & Worldwide Support



3rd Party Partnerships for complete Solution: (VIP PHY IP,s, FPGA, eASIC and SOC Partners)

Standard Body Certified Cores: All Mobiveil IPs are validated and certified: PCI Plug fest, UNH, RTA





NVMe SSDC Subsystem

NVMe - Features

Configurable IP Components

Summary



NVMe - Features

- A Register level interface that allows host software to communicate with a non-volatile memory subsystem
- Defines a standard command set for use with the NVM subsystem
- Optimized for Enterprise and Client solid state drives, typically attached to the PCI Express interface
- Defines Pair of Submission and Completion IO Queues
- Defines parallel operation by supporting up to 64K I/O Queues with up to 64K commands per I/O Queue.
- Defines many Enterprise capabilities like end-to-end data protection, enhanced error reporting, and virtualization
- Supports differentiated services, i.e., different qualities of service (QoS)Targets
- Supports Multi-Path IO and Namespace Sharing capabilities
- Supports Reservations
- Supports multiple name spaces



NVMe SSDC Subsystem


NVMe Configurability

Configurable IP Components

Summary



NVMe Configurability





NVMe SSDC Subsystem


NVMe Configurability

Configurable IP Components

Summary



NVMe Configurability





NVMe SSDC Subsystem


NVMe Controller

Configurable IP Components

Summary



Configurable NVMe Controller





Configurable IP Components



NVM Express Controller (UNEX) Industry's First IP to Pass UNH –IOL Certification



NVMe SSDC Subsystem

C

S

U

В

S

S

М

NVMe Features & Configurability


UNEX

Summary

- ✓ Highly Configurable
- ✓ Technology Independent



NVM Express (UNEX) Controller





NVMe SSDC Subsystem

NVMe Features & Configurability

UNEX

Summary

- ✓ Highly Configurable
- ✓ Technology Independent



UNEX Features

- Compliant to NVM Express 1.1 specification
- Supports configurable number of IO Queues
- Supports configurable Queue depth
- Supports Round Robin or Weighted Round Robin with Urgent Priority arbitration mechanism
- Host memory page size support of 128MB
- Efficient and Streamlined Command handling
- Supports Fused Operations
- Supports All Optional Admin Commands
- Supports All Optional NVM Commands
- Supports Multi-Path IO and Namespace Sharing capabilities
- Supports Reservations
- Supports multiple name spaces
- Optional AXI interfaces for NVMe implementation in SoC
- Well defined Command Interface for local CPU to perform subsystem initialization and to handle all non-hardware accelerated commands
- Targets FPGA, Structured ASIC and Standard Cell technologies



PCI Express Controller (GPEX)



PCI Express (GPEX)

Company Overview

NVMe SSDC Subsystem


NVMe Features & Configurability


GPEX

Summary

- Highly Configurable
- ✓ Technology Independent
- ✓ System Validated









NVMe SSDC Subsystem

NVMe Features & Configurability


GPEX

Summary

- ✓ Highly Configurable
- ✓ Technology Independent
- ✓ System Validated



PCIe-AMBA Bridge





Transparent PCIe Switch

Silicon IP Expertise


System & ASIC Solutions

Networking

Mobility

- √ Highly
 Configurable
- ✓ Technology Independent
- ✓ System Validated







DDR3/4 Memory Controller



NVMe SSDC Subsystem


NVMe Features & Configurability

DDR3/4 Controller

Summary

- ✓ Highly Configurable
- ✓ Technology Independent

DDR3/4 Memory Controller





NVMe SSDC Subsystem

NVMe Features & Configurability

DDR3/4 Controller

Summary

- ✓ Highly Configurable
- ✓ Technology Independent

DDR3/4 Controller Features

- Compliant with AMBA 3
- Compliant with DFI 2.1 Interface
- Supports QoS through various arbitration schemes
- Configurable and programmable address mapping
- Supports up to 4 ranks
- Supports following BC Clock to PHY Clock ratio
 - 1:1 (Full-rate Mode)
 - 1:2 (Half-rate Mode)
 - 1:4 (Quarter rate Mode)
- Supports Burst Length 4, 8, 16
- Supports Active/Precharge Power down
- Supports software and hardware driven Self Refresh entry and exit
- Supports Auto-refresh and per-bank refresh
- Supports ECC Checking and Correction (optional)
- Supports automated memory initialization
- Supports ZQ Calibration
- Targets FPGA, Structured ASIC and Standard Cell technologies



Integrated Flash Controller



NVMe SSDC Subsystem

NVMe Features & Configurability


IFC

Summary

- ✓ Highly Configurable
- ✓ Technology Independent

Silicon Proven

Integrated Flash Controller





NVMe SSDC Subsystem

NVMe Features & Configurability

IFC

Summary

- ✓ Highly Configurable
- ✓ Technology Independent




Integrated Flash Controller Features

- Flash Controller with eight chip selects
- AXI V1.0 Slave Interface
- Separate Bus Interface for register access
- Support for error and debug registers
- Supports NAND, NOR and GPCM (SRAM and ROM) devices
- Support memory banks of size 64KByte to 4 GBytes
- Write protection capability (only for NAND and NOR)
- Provision of Software Reset
- NAND Flash Features
 - x8/ x16 NAND Flash Interface
 - Support for ONFI-2.2 Asynchronous interface (8/16 Bit)/Source
 Synchronous interface (8 bit) and mandatory commands.
 - BCH code for 4 bit & 8 bit Error correction per sector of 512 bytes (Using GF-2^13 Galois field) and 24 & 40 bit ECC per sector of 1K bytes (Using GF- 2^14 Galois field)
 - Optional ECC generation and checking
 - Flexible timing control to allow interfacing with proprietary NAND devices
 - SLC and MLC Flash devices support with configurable page sizes of up to 8KB





PCIe NVMe SSDC Platform





NVMe SSDC Subsystem

NVMe Features & Configurability

IFC

Summary



Mobiveil NVMe SSDC Platform





NVMe SSDC Subsystem

NVMe Features & Configurability

IFC

Summary



Mobiveil NVMe SSDC Platform





NVMe SSDC Subsystem

NVMe - Features

Configurable IP Components

Summary



Mobiveil at FMS 2014

- Bronze sponsor at FMS 2014- Booth # 721
- Announcement with Altera and Everspin on MRAM based solution
- Announcement with eASIC on making Mobiveil NVM Express IP available in their devices.
- To know more about Mobiveil NVM Express IP and SSDC Platform
 - You can visit Mobiveil booth (#721) for additional information
 - Visit Altera or Mobiveil booth for additional information on Everspin MRAM based solution
 - Speak to Silicon Motion booth to understand how they are accelerating their SOC design using Mobiveil NVM Express IP
 - Visit Mobiveil or Xilinx booth to know more about implementing UNEX in Xilinx platform



Road, Ekkattuthangal, Chennai 600032, Ph: +91-44-4208 6803, +91-44-4208 6804

2984, 2nd Floor, 12th Main Road, HAL 2nd Stage, Indira Nagar, Bangalore 560008, Ph: +91-80-42087666

