

# Active Flash Management Using Fully Autonomic Control

Conor Ryan CTO - Software Conor.Ryan@NVMdurance.com

#### Take Home Messages

- Routine Normalized intrinsic endurance increase of up to 7X in addition to other known approaches
- Multiplies other endurance methods and delivers up to 25X gain over default specifications
- Finding good control parameters is just the start...
  - Flash must be actively managed to minimize guard banding (due to variation)
- Active management must be fast at enterprise level, especially when doing
  - ► LDPC
  - Read retry
- Excellent cost/benefit ratio
  - BCH ECC; TLC Flash; Low tail latency; High Endurance





### Take Home Messages

- Routine Normalized intrinsic endurance ir other known approaches
- Multiplies other endurance methods and default specifications
- Finding good control parameters is just the
  - Flash must be actively managed to minimize
- Active management must be fast at enter doing
  - ► LDPC
  - Read retry
- High Cost/benefit ratio
  - BCH ECC; TLC Flash; Low tail latency; High Endurance

#### New results

- 7X increase in endurance
- ▶ 1Y nm TLC NAND
- ► No read retry
- High endurance
- Low latency



3

duran

# **SSD** Desirable Characteristics duran се Fast V Cheap 🗸 Good 🗸 NIV It depends on who you ask!

SUMMI



norv

SUMA

#### Business always wants cheaper SSDs

Fast V Cheap X Good 🗸 S" ANNIVER Higher density, lower geometries required



SUMMIT


#### Cheaper flash is harder to manage

Cheap × Good × Low endurance; read retry required; higher variation

Fast V

© NVMdurance 2015

6






Endurance



Fla

SUMMIT

Dry



#### © NVMdurance 2015

9

SUMMIT



- The two well-known killers of flash
  - Endurance
  - Retention
- Secret killer of SSDs
  - ▶ Tail Latency (99<sup>th</sup> percentile of response time)
  - "Sure, you can get your data back, but it's going to cost you..."
- ► 1Y TLC
  - ► 700 p/e cycles
  - 12 months retention
  - > 20+ read retries..
  - ▶ What if there is just ONE read retry?

















durance Endurance 400 p/e Retention 3 weeks





























**NVN** durance

Endurance

600 p/e

Retention

2 weeks

**Flash** Memory

SUMMIT



durance Endurance 600 p/e Retention 3 weeks





















#### Avoiding data loss



A urance No read retry means more

700 p/e cycles at **one year** retention!

guard-banding



## No read-retry, more guard-banding

- Three pronged problem of using lowered geometry and increased density
  - Less endurance
  - Less retention
  - More effort to read data
- LDPC?
  - Powerful, but slow and costly
    - □ Up to 60% more gates required in client SSDs

SUMMI

24



#### Speed of read retry

Successfully read a page:

- ▶ Read data into buffer (100µs)
- ► Toggle data out (50µs)
- ▶ ECC (approx. 50µs)
- ▶ Total: 200µs
- Each read retry adds:
  - Change parameters (~nanoseconds)
  - Repeat the process





#### Two steps to endurance



- NVMdurance Pathfinder
  - Discovers the endurance gain the "Potential" of the Flash
  - Suite of Machine Learning algorithms
  - Determine optimal registers for NAND chips before they go into product
- NVMdurance Navigator
  - Exploits the Pathfinder discoveries delivers on the potential
  - Autonomic system running on controller
    - Manages chip-to-chip variation down to the block level
    - Chooses register values at run-time from those discovered by Pathfinder



#### Two steps to endurance



- NVMdurance Pathfinder
  - Discovers the endurance gain the "Potential" of the Flash
  - Suite of Machine Learning algorithms
  - Determine optimal registers for NAND chips before they go into product
- NVMdurance Navigator
  - Exploits the Pathfinder discoveries delivers on the potential
  - Autonomic system running on controller

Manages chip-to-chip variation down to the block level

Chooses register values at run-time from those discovered by Pathfinder




#### **NVMdurance** Pathfinder


durance

- Discover optimal parameter sets for each stage of life
  - Gradually increase the "program/erase stress"
  - ▶ i.e. get increasingly more aggressive throughout life
- What is least amount of damage that we can cause at the start of life such that the flash is still operational at the end of life?
- ▶ What is the best read register set to use for this stage?
  - Doesn't need to rely on read retry
  - Can use it if available











#### Pathfinder




SUMMIT



Raw Bit Error Rate



Lifetime achieved as multiple of intrinsic endurance



SUMMIT

Lifetime achieved as multiple of intrinsic endurance




Lifetime achieved as multiple of intrinsic endurance




SUMMIT

#### Pathfinder -- Timings

Page Program Time vs P/E Cycles




Lifetime achieved as a multiple of the intrinsic endurance







- All results are volume tested in hardware
  - All backed up by real data
- Normalized results
  - Baseline calculated as intrinsic endurance at same retention level
  - Same level of ECC available
  - All increases are solely due to Pathfinder-discovered parameters
  - ► All assume presence of NVMdurance Navigator on the SSD






Program/Erase Stress





SUMMIT







Vendor 1: 41nm/40bit ECC	MLC
Vendor 1: 20nm/40bit ECC	MLC
Vendor 2: 19nm/40 bit ECC	MLC
Vendor 2: 19nm/120 bit ECC	MLC

41





SUMMI





Approx. 7X increase in intrinsic endurance consistently achieved across:

- 2 vendors' devices
- 3 different geometries
- 3 different ECC levels
- Both MLC and TLC

43




## Tail Latency

Tail of the distribution of response times




SUMMIT



## Tail Latency durance ► Tail of the distribution of response times Worst case response time Longer time Greater variation Probability Response Time Flas © NVMdurance 2015 45

SUMMIT






## How fast can it be?

Tail Latency for request queue

Reads

- Subsequent reads are delayed
  - Clever write management techniques can mitigate this
    - □ Caches, weak writes, etc.
    - □ Not without their own issues: Power failure recovery, Stronger ECC, etc.






Not quite the impossible dream it might first appear!

© NVMdurance 2015




48



- Life divided into stages
- Each stage has a set of program/erase registers
  - PLUS a set of read registers specific to that stage
  - "Wear-sensitive read"

© NVMdurance 2015






If all flash was the same (no variation) we could do it based on cycles



# Stages


- Guard banding?
  - ► A significant amount of the endurance gains will be lost
- Read retry/LDPC impact?
  - Overlap would be less, but read time would be impacted at thresholds







## Stages with stronger ECC/read retry







## Health, not cycles

- Change stage when the "health" of the flash has degraded enough
  - "Health Reading"
  - ► BER

Absolute and intermediate levels -- "Soft Error Thresholds"

- Operation times
  - □ Read, write, erase
- When the health of the device dictates; we change stage
- Change based on original Pathfinder training samples
- "Wear-leveling on steroids"
  - ▶ We don't just CYCLE blocks equally, we manage DEGRADATION equally



SUMN



## **NVMdurance** Navigator



- Wear blocks as much as possible
- Rest outliers as needed
- Change stage when LUN's health has degraded
- "From each according to his ability, to each according to his needs"
  - Don't target the WORST block, target ALL blocks
- Extract the full potential of Pathfinder parameter sets by
  - Tracking outliers
  - Tracking degradation
  - Change at last possible moment



## Navigator Data



Track health by setting various thresholds

► BER

- Operation timings
- Controller informs Navigator of Threshold Violations (TVs)
  - E.g. ECC reports read over "soft threshold" or "critical threshold"
- Navigator monitors
  - Number of TVs for each threshold
  - Levels of each threshold
  - Number of TVs caused by each block




## **Navigator Actions**



#### Block actions

- Rest a block that is causing too many TVs
- Add block to bad block list that is repeatedly causing problems
- LUN actions
  - Raise thresholds; gives detailed information on how LUN is degrading
- Stage actions
  - Too many TVs at high thresholds; change stage
  - Health close to change point; change stage
  - Cycles close to validated level; change stage





## Health Metrics

- Threshold levels
  - ▶ BER; tProg; tRead, etc.

- **TVIist** 
  - ► Size; rate
- Resting blocks
  - ► Possible outliers

се duran **Block details** ► TV rate Historical data \_\_\_\_\_ Previous stages



## Health Metrics

- Threshold levels
  - ▶ BER; tProg; tRead, etc.

TVlist

► Size; rate

Resting blocks

Possible outliers

Block details

► TV rate

- Historical data
  - Previous stages
- Stage Actions
  - Change stage
- LUN Actions
  - Change reporting rate

- **Block Actions** 
  - Suspect block; move data

c e

duran

Possible outlier; rest block

## Health Metrics

- Threshold levels
  - ▶ BER; tProg; tRead, etc.

► TVIist

► Size; rate

Resting blocks

Possible outliers

► BER; tProg;

Block details

► TV rate

- Historical data
  - Previous stages
- Stage Actions
  - Change stage
- LUN Actions
  - Change reporting rate

Block Actions

Suspect block; move data


duran

- Possible outlier; rest block
- Probable outlier; bad block
- Etc. etc. Many actions possible!

## Costs

#### Memory footprint

- DRAM 300 bytes per block
- ▶ NV storage 75 bytes per block
- Total per LUN (4096 blocks)
  4096 \* 300 = 1200KB ~ 1MB
- Minimal configuration
  - DRAM zero bytes per block
  - NV zero bytes per block



## Activity

Level of Navigator activity varies by time of stage





#### More conservative







Flas

SUMMIT

## Navigator in operation

#### Threshold Levels

▶ BER level that is considered to be a Threshold Violation (TV)

Soft Errors

- Housekeeping data; no action required
- Critical Errors
  - Some action required

Move data

Rest block

- TV rate
  - Proportion of reads causing TVs






SUMMI




## Navigator Snapshots - zero retention

- Soft Error Threshold: 20
- Critical Error Threshold: 55
- Cycles: 500

- **TV** rate: 54%
- Action rate: 0.03%
- ► Block TV level: 100%








## Navigator Snapshots - zero retention

- Soft Error Threshold: 30
- Critical Error Threshold: 55
- ► Cycles: 500

- ▶ TV rate: 0.34%
- Action rate: 0.03%
- Block TV level: 17%





# Navigator Snapshots - medium retention

- Soft Error Threshold: 30
- Critical Error Threshold: 55
- ► Cycles: 500

- TV rate: 0.31%
- Action rate: 0.19%
- Block TV level: 28%





## Navigator Snapshots - high retention

- Soft Error Threshold: 30
- Critical Error Threshold: 55
- ► Cycles: 500

- TV rate: 0.40%
- Action rate: 0.34%
- Block TV level: 38%





# Summary



- Level of interaction tunable through thresholds
  - Low thresholds, richer information, more traffic
  - Mid-level threshold, little traffic (<1% of reads)</p>
- Tiny minority require action on part of the controller
- As we approach stage change, rates increase
  - ► TV rate (constrained by Controller)
  - Critical (constrained by number of restable blocks)
  - Health (too many TVs at top threshold causes stage change)




## Abstract Flash Trimming




- Access to test modes required
- Use Abstract access if necessary
  - "Blind" access to registers
- NVMdurance provides interface template
  - Connects high level functionality to flash at abstract level
    - E.g. registers r1..rX
  - Works because Pathfinder learns RELATIONSHIPS between registers
- Flash foundry implements lookup table
- Lookup table encrypted with one-way encryption
















## No access to trim information







## Latest Results

Device	1Y nm TLC
Number of stages	3
# Read retries	1
Retention	3 weeks
ECC	70 bits per sector
Intrinsic Endurance	400 cycles
Max Cycles (current)	2800





## Product shipping soon

Altera Extends Life of NAND Flash Storage with Arria 10 FPGAs



- Altera reference design
  - Proof of concept will have 3X endurance, we are targeting 10X
- Features
  - ▶ FPGA, fast and cheap to develop
  - Field upgradeable/reconfigurable to read/write mix
  - Firmware runs in hardware
  - Interchangeable NAND hardware (including mixed)
- Up to
  - 9.6GBps of Bandwidth
  - ▶ 1875 KIOPS
  - > 24 Flash Channels
- Fast, cheap and very, very good!



## Conclusions



- Automatic and Autonomic
- Machine Learning automatically discovers
  - parameter sets
  - static parameter sets
  - ▶ the level of endurance that the flash can attain
- Lightweight software running on SSD autonomically
  - Manages degradation of flash
  - Minimizes tail latency by removing need for read retry
  - Actualizes the endurance realized by NVMdurance Pathfinder



## Final Remarks



- Industry leading endurance gains
- Demo running at our booth
- Altera board with NVMdurance software at their booth

## Stop by and see us at booth #829 Conor.Ryan@NVMdurance.com

