

1

Comparison of 20 nm & 10 nm-class 2D Planar NAND and 3D V-NAND Architecture

Aug., 2015

Jeongdong Choe TechInsights

Flash Memory Summit 2015 Santa Clara, CA



NAND Technology Trend

□ Comparison 2D Planar NAND: Current & Future

⇒20 nm - class

➡10 nm - class

► Key Technologies & Barriers

3D Vertical NAND: Current & Future

→Samsung V-NAND

► Key Technologies & Barriers

□ Conclusions

Flash Memory Summit 2015 Santa Clara, CA



3

Let's think about

- ✓ NAND, still needed in the future?
- ✓ Scaling-down, still needed?
- ✓ 2D planar NAND, physical limitations?
- ✓ 2D planar NAND, electrical limitations?
- ✓ 3D V-NAND, no limitations?
- ✓ No devices to replace NAND?
- ✓ etc.

Flash Memory Summit 2015 Santa Clara, CA



□ Introduction

Shrink, shrink, shrink,





□ Major Players & Process Node



Flash Memory Summit 2015 Santa Clara, CA



Memory NAND Technology Trend **TECHINSIGHTS**

□ Technology Roadmap



Flash Memory Summit 2015 Santa Clara, CA



□ Die Size & Memory Density

- ✓ 2D Planar: Up to 1.28 Gb/mm² (Toshiba/15 nm)
- ✓ 3D V-NAND: Up to 1.87 Gb/mm² (Samsung/32L), 2.8 Gb/mm² (48L)





□ Process & Design Overview: Shrink Factor

✓ Shrink Factor: 0.75 ~ 0.8

 \checkmark 20(19) nm / 2012 \rightarrow 16(15) nm / 2014 \rightarrow 12 nm / 2016 \rightarrow 9 nm / 2018



Flash Memory Summit 2015 Santa Clara, CA





□ Process & Design Overview: Unit Cell/String Area

- ✓ Unit NAND Cell Area: Scale-down to 0.00096 µm²
- ✓ Unit String Area (@132 WLs): Scale-down to 0.152 µm²
- ✓ Unit Cell Area (3D V-NAND @20 nm): 0.019 µm² (32L, 48L, 64L, 128L)







□ Process & Design Overview: String Overhead

- ✓ NAND String Overhead
 - = A ratio of overhead length to the total length of NAND string









□ Key Words to Scale-down (Process/Architecture)

✓ Patterning Technology	 Three Critical Steps: Active, Gate, Bitline DPT → (TPT) → QPT → ? How to reduce # Masks?
✓ Air-Gap process Technology	Active, Gate, Bitline Cross talkUniformity?
✓ IPD Engineering	ONO + Nitridation
✓ Flow-able CG Technology	Si + C for narrow space
✓ Interconnection Design	WL Extension Region (Layout)

Flash Memory Summit 2015 Santa Clara, CA



D Patterning Technology (DPT, Active)

- ✓ SADP, SARP and LELE Process
- ✓ Process optimization including depth/space difference needed



Cell STI Depth Difference (Even - Odd)

IMFT

IMFT

20 nm

Samsung

27 nm

Samsung

21 nm

Flash Memory Summit 2015 Santa Clara, CA

Active





□ Patterning Technology (DPT & QPT, Gate)

- ✓ How to reduce # masks for QPT (ex. 4 Masks)
- ✓ Cell Mask → Enlarge Mask → Pad(Peri, SSL & GSL) Mask → Cut-off Mask



Comparison DPT Patterns

Flash Memory Summit 2015 Santa Clara, CA



Comparison QPT Patterns



Flash Memory Summit 2015 Santa Clara, CA



□ Air-Gap Technology: Active & Bitline

- ✓ Bitline Loading causes RC delay
- Low-k dielectric Air-Gap ✓ Cell-to-cell interference (neighbor bitlines)





Flash Memory Summit 2015 Santa Clara, CA



□ IPD/CG Engineering

- ✓ IPD: Barrier optimization, coupling area, coupling ratio
- ✓ CG: Materials, Defect (nano-void)-free deposition



Flash Memory Summit 2015 Santa Clara, CA



□ Interconnection Design

- ✓ Interconnection area overhead
- ✓ Optimization QPT (Cell Gate WLs) extension patterns/layout



Flash Memory Summit 2015 Santa Clara, CA





□ Major Players on Commercial Market

- ✓ Samsung: Aug. 2013 ~, 32-tier TLC (on market), 48 & 64-tier (on Dev.)
- ✓ Toshiba/SanDisk, Micron/Intel, SK-Hynix: Still on testing/sampling



Flash Memory Summit 2015 Santa Clara, CA



□ Samsung V-NAND (32 L) Overview

- ✓ 39 TR Layers: 32 NAND Cells, 4 Dummy Cells, 2 SSTs, 1 GST
- ✓ Staggered bitline contacts with wavy straps



Flash Memory Summit 2015 Santa Clara, CA





□ 3D NAND: Other Players (R&D/Sampling)

✓ FG or CTF structure: FG may be difficult (Process Integration)



Flash Memory Summit 20 Santa Clara, CA



□ Key words for future 3D NAND

- ✓ 48L, 64L, 96L and 128L with Higher Aspect Ratio Hole Process
- ✓ Cell WL Interconnection: # Masks, Layouts, Trimming, Uniformity
- ✓ Vertical Channel: Doping/Junction Engineering
- ✓ CTF/IPD Engineering



Flash Memory Summit 2015 Santa Clara, CA



□ Comparison 2D and 3D NAND

2D Planar NAND

- ✓ 10 nm (or 9 nm) would be the last node (TLC)
- ✓ Current QPT will be used on 12 nm and 10 nm
- ✓ Challenges:
 - Flow-able CG, IPD, Tunnel Oxide, Cell Interference
 - # Electrons, Cell Uniformity \rightarrow V_T distribution (ECC)
 - # Cycles (Endurance), Retention

3D NAND

- ✓ 48L and 64L would be possible. But, not the 96L or 128L
- ✓ Current 20 nm (or 16 nm) node will be used on 48L and 64L
- ✓ Challenges:
 - Higher number of layers → High-A/R, Process Integration
 - # Masks (# PR Trim), ALD-CVD (Dielectrics), Cell Uniformity

Flash Memory Summit 2015 Santa Clara, CA