


Annual Update on Interfaces Session U-3

Jim Pappas

Intel Corporation: Director of Technology Initiatives SNIA: Board of Directors & Executive Committee *jim@intel.com*

Santa Clara, CA August 2014

Agenda - Interfaces








NVDIMMs

Software Interface Standards





- PCI Express SSD Market
- PCI Express Form Factors
- PCI Express Protocols (NVMe)
- PCI Express Scalability




Flash Memory Summit 2014 Santa Clara, CA

Source: www.pcisig.com, www.t10.org, www.sata-io.org 5 *Other names and brands may be claimed as the property of others.




Massive data growth is driving SSDs into the data center with NVMe as the interface of choice





NVMe[™] Driving PCIe SSDs in the Data Center

Data Center SSD Units by Interface



Data Center SSD total GB by Interface





- PCI Express SSD Market
- PCI Express Form Factors
- PCI Express Protocols (NVMe)
- PCI Express Scalability



M.2





Add-in-card



42, 80, and 110mm lengths, Smallest footprint of PCIe, use for boot or for max storage density 2.5in makes up the majority of SSDs sold today because of ease of deployment, hotplug, serviceability, and small form factor. Add-in-card (AIC) has maximum system compatibility with existing servers and most reliable compliance program. Higher power envelope, and options for height and length




Driving industry standardization, innovation, and performance for the benefit of our customers.



Flash Memory Storage Drives Interface Profiles

			Single Personality	Single → Multiple Personalities	Not Included
			Plug	Receptacle	• USB
Interface Profile		nterface Profile	Connector	Connector	• Ethernet-1
	(indicates	connector signals & location)	(Drive)	(backplane/Motherboard/cable)	• Ethernet-2
	M.2	PCIe SATA	Card-edge	M.2 Connector Hx.x-x-Optx	
	SATA	-	SATA	SATA	
	SAS	SAS	SFF-8680	SFF-8680	
	0A0	SATA	SATA	511-6060	
		PCIe	SFF-8639		
U.2	U.2	SAS	SFF-8680	SFF-8639	
		SATA	SATA		
]		PCIe	SFF-8639		
		SAS	SFF-8680		
	Express Bay	SATA	SATA	SFF-8639	
		Multi-Link SAS (x4 SAS)	SFF-8639		
		SATA-Express (x2 PCle)	SATAe		







- Easy to remember
- Easy to understand

M.2 (Mini)













U.2 drive / U.2 SSD

SAS/SATA/PCIe® 2.0 or 3.0, x1, x2, x4

U.2 connector

Connector can be on cable or backplane Supports PCIe, SAS, and SATA


U.2 backplane


On a server or workstation

U.2 cable A cable that connects a U.2 drive

U.2 host connector














U.2 SSDs are available in a variety of power configurations




Comparing Clocking Mechanisms for PCIe®



Recommendation: SSDs supporting SRIS also support RefClk




Current Generation Form Factor





Next Generation Form Factor

(under development)








- PCI Express SSD Market
- PCI Express Form Factors
- PCI Express Protocols (NVMe)
- PCI Express Scalability



- NVMe reduces latency overhead by more than 50%
 - SCSI/SAS:
 - NVMe:
- 6.0 μs 19,500 cycles2.8 μs 9,100 cycles
- Designed for future NVM technology with sub-microsecond latency



Linux* Storage Stack User Apps

VFS / File System

Block Layer

User

Kernel



Windows Server 2012 Certified






- PCI SSD Market
- PCI Form Factors
- PCI Express Protocols (NVMe)
- PCI Express Scalability



U.2/NVMe Scalability

Тороlоду	Key reason to use
CPU attach	Highest performance, lowest cost
Switch	Flexibility (x2, x4), high drive count (capacity)
РСН	Cheap attach, x1-x4 PCIe, don't use CPU lanes
Retimer	Inexpensive link extension of PCIe, routing distance
HBA/RAID card	Hardware RAID of NVMe devices, support for multiple protocols (SAS, SATA, PCIe)





NVMe over Fabrics


<u>Goal:</u> Establish viability of remote NVMe vs. local NVMe

Within ~ 10 µs latencyMinimal IOPS decrease

<u>Result:</u>

8 µs latency


Zero IOPS decrease





NVMe over Fabrics

- Simplicity, Efficiency and End-to-End NVM Express (NVMe) Model
- Supports all known fabrics
- Specification targeted EOY '15, ratification Q1 '16
- Get involved visit nvmexpress.org







NVDIMMs

Software Interface Standards

The NVDIMM Family and Cousins


- DIMM
 - Dual In-line Memory Module
- NVDIMM-N
 - Non-Volatile Dual In-line Memory Module
- NVDIMM-F
 - Flash Storage on the Memory Bus

NVDIMM Technology is Jointly Driven by JEDEC & SNIA









NVDIMM-N

- MCU interaction w/ DRAM only
- SW Access = Load/Store (Block &/or Byte)
- No data copy during access
- Capacity = DRAM

NVDIMM-F

- MCU interaction w/ RAM buffer only
- SW Access = Block
- Minimum one data copy required during access
- Capacity = Non Volatile Memory (NVM)


Engineering is developed by JEDEC







NVDIMM Software Architecture







SNIA: NVDIMM SIG

- Education
 - Helping technology and solution vendors whose products integrate NVDIMMs to communicate their benefits and value to the greater market
 - Developing vendor-agnostic user perspective case studies, best practices, and vertical industry requirements
- Software Engineering
 - NVM Programming TWG






Persistent memory programming model

SNIA Solid State Storage Initiative

(pmem-aware file system)

- With Pmem, no paging between persistence and volatile memory
- Memory map command causes pmem file to be mapped to app's virtual memory
- Sync command flushes CPU cache
- Load/Store commands directly access pmem





Flash Memory NVDIMM Enabling on Intel Platforms

Document	Description	Ownership/Distribution
ACPI 6.0 Spec	ACPI 6.0 is a BIOS specification that allows NVDIMMs to be described by platform firmware to OS/VMM via Nonvolatile Memory Firmware Interface Table (NFIT).	Developed by ACPI Working Group Published by UEFI forum Owned by ACPI
NFIT Device Driver source code	Open Source code that will serve as the foundation for developing a Linux NVDIMM NFIT-compatible driver for integration into Linux kernels in 2015	Intel Copyrighted GPL licensed published to Linux Kernel developers repository
NVDIMM Namespace Specification	Describes a method for sub-dividing persistent memory into <i>namespaces</i> , which are analogous to NVM Express Namespaces. The document also describes the <i>Block Translation Table</i> (BTT) layout which provides single sector write atomicity for block devices built on pmem	Developed by Intel. http://pmem.io/
NVDIMM DSM Interface Example	Targeted to writers of BIOS and OS drivers for NVDIMMs whose design adheres to the NFIT Tables in the ACPI V6.0 specification. The document specifically discusses the NVDIMM Device Specific Method (_DSM) example.	Developed by Intel. http://pmem.io/
NVDIMM Driver Writer ¹ s Guide	Targeted to driver writers for NVDIMMs that adhere to the NFIT tables in the Advanced Configuration and Power Interface (ACPI) V6.0 specification, the Device Specific Method (DSM) specification and the NVDIMM Namespace Specification. This document specifically discusses the block window HW interface and persistent memory interface that Intel is proposing for NVDIMMs.	Developed by Intel. http://pmem.io/ 32





NVDIMMs


Software Interface Standards

- New media that enables broad memory/storage convergence
- NVM Programming Technical Working Group
- Benchmarking after the transition to new media

Flash Memory Next Generation Scalable NVM



Scalable Resistive Memory Element




Cross Point Array in Backend Layers ~4 λ^2 Cell


Resistive RAM NVM Options

Family	Defining Switching Characteristics
Phase Change Memory	Energy (heat) converts material between crystalline (conductive) and amorphous (resistive) phases
Magnetic Tunnel Junction (MTJ)	Switching of magnetic resistive layer by <u>spin-polarized electrons</u>
Electrochemical Cells (ECM)	Formation / dissolution of "nano-bridge" by <u>electrochemistry</u>
Binary Oxide Filament Cells	Reversible filament formation by <u>Oxidation-Reduction</u>
Interfacial Switching	Oxygen vacancy drift diffusion induced barrier modulation


~ 1000x speed-up over NAND.




Normal Technology Advancements Drive Higher Performance



Next Generation NVM -- no longer the bottleneck



Interconnect & Software Stack Dominate the Access Time



NVM Express: Optimized platform storage interconnect & driver SNIA NVM Programming TWG: Optimized system & application software






Transition to PCI Express Storage

NVDIMMs


Software Interface Standards


- New media that enables broad memory/storage convergence
- NVM Programming Technical Working Group
- Benchmarking after the transition to new media



SNIA NVM Programing model








Typical context switch range: above 2-3 uS






Memory Mapped Files Eliminate File System Latency



Flash Memory Summit 2014 Santa Clara, CA

Flash Memory Programming Model Context





SNIA NVM Programming TWG

Linux* Open Source Project, Microsoft *, other OSVs

Existing/Unchanged Infrastructure






Transition to PCI Express Storage

NVDIMMs

Software Interface Standards

- New media that enables broad memory/storage convergence
- NVM Programming Technical Working Group
- Benchmarking after the transition to new media

Comparison – which is the "better" SSD?



Conclusion: A New Metric for Measuring SSDs is Needed



Thank You!

Flash Memory Summit 2014 Santa Clara, CA



Questions & Answers

Jim Pappas jim@intel.com

Santa Clara, CA August 2014

Flash Memory Legal Disclaimer

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to: <u>http://www.intel.com/design/literature.htm</u>

Intel, Look Inside and the Intel logo are trademarks of Intel Corporation in the United States and other countries.

*Other names and brands may be claimed as the property of others. Copyright ©2013 Intel Corporation.



The above statements and any others in this document that refer to plans and expectations for the third quarter, the year and the future are forward-looking statements that involve a number of risks and uncertainties. Words such as "anticipates," "expects," "intends," "plans," "believes," "seeks," "estimates," "will," "should" and their variations identify forward-looking statements. Statements that refer to or are based on projections, uncertain events or assumptions also identify forward-looking statements. Many factors could affect Intel's actual results, and variances from Intel's current expectations regarding such factors could cause actual results to differ materially from those expressed in these forward-looking statements. Intel presently considers the following to be the important factors that could cause actual results to differ materially from the company's expectations. Demand could be different from Intel's expectations due to factors including changes in business and economic conditions; customer acceptance of Intel's and competitors' products; supply constraints and other disruptions affecting customers; changes in customer order patterns including order cancellations; and changes in the level of inventory at customers. Uncertainty in global economic and financial conditions poses a risk that consumers and businesses may defer purchases in response to negative financial events, which could negatively affect product demand and other related matters. Intel operates in intensely competitive industries that are characterized by a high percentage of costs that are fixed or difficult to reduce in the short term and product demand that is highly variable and difficult to forecast. Revenue and the gross margin percentage are affected by the timing of Intel product introductions and the demand for and market acceptance of Intel's products; actions taken by Intel's competitors, including product offerings and introductions, marketing programs and pricing pressures and Intel's response to such actions; and Intel's ability to respond quickly to technological developments and to incorporate new features into its products. The gross margin percentage could vary significantly from expectations based on capacity utilization; variations in inventory valuation, including variations related to the timing of gualifying products for sale; changes in revenue levels; segment product mix; the timing and execution of the manufacturing ramp and associated costs; start-up costs; excess or obsolete inventory; changes in unit costs; defects or disruptions in the supply of materials or resources; product manufacturing quality/yields; and impairments of long-lived assets, including manufacturing, assembly/test and intangible assets. Intel's results could be affected by adverse economic, social, political and physical/infrastructure conditions in countries where Intel, its customers or its suppliers operate, including military conflict and other security risks, natural disasters, infrastructure disruptions, health concerns and fluctuations in currency exchange rates. Expenses, particularly certain marketing and compensation expenses, as well as restructuring and asset impairment charges, vary depending on the level of demand for Intel's products and the level of revenue and profits. Intel's results could be affected by the timing of closing of acquisitions and divestitures. Intel's results could be affected by adverse effects associated with product defects and errata (deviations from published specifications), and by litigation or regulatory matters involving intellectual property, stockholder, consumer, antitrust, disclosure and other issues, such as the litigation and regulatory matters described in Intel's SEC reports. An unfavorable ruling could include monetary damages or an injunction prohibiting Intel from manufacturing or selling one or more products, precluding particular business practices, impacting Intel's ability to design its products, or requiring other remedies such as compulsory licensing of intellectual property. A detailed discussion of these and other factors that could affect Intel's results is included in Intel's SEC filings, including the company's most recent reports on Form 10-Q, Form 10-K and earnings release.

Rev. 7/17/13