

Extending NAND Endurance with Advanced Controller Technology


Wei Lin

System Architect, Phison

wei_lin@phison.com

PHISON's presentation contains forward-looking statements subject to significant risks and uncertainties. Actual results may differ materially from those contained in the forward-looking statements. Information as to those factors that could cause actual results to vary can be found in PHISON's annual reports and other documents filed from time-to-time with the TWSE. Except as required by law, we undertake no obligation to update any forward-looking statement, whether as a result of new information, future events, or otherwise.

Error Handling Tech. in Controller



•Digital Signal Processors:

- Reduce Error.
- Collect/transfer the channel info.


•Firmware:

- Judge the info. form DSP/ECC.
- Adaptively control ECC engine.
- Adaptively control NAND Flash.
- Adaptively change the data Structure.

•ECC Engine:

- Low Power.
- Low Cost.
- Excellent Correction Strength.

Error Handling Tech. in Controller



•Digital Signal Processors:



- Reduce Error.
- Collect/transfer the channel info.

Digital Signal Processor in Controller





- Monitor the health of the Data.
- Estimate/collect the channel information.
- Convert the channel information to reliability info. for ECC.
- Reduce the input errors (normal errors & HRE).
- Improve the decoding throughput.
- Reduce the complexity of the decoding flow.

What's HRE?



Program Sequence of MLC NAND Flash




The Impact to the Reliability



HRE Eliminator




Error Handling Tech. in Controller




•Firmware:

- Judge the info. form DSP/ECC.
- Adaptively control ECC engine.
- Adaptively control NAND Flash.
- Adaptively change the data Structure.

Adaptive Data Structure




Error Handling Tech. in Controller



•ECC Engine:



- Low Power.
- Low Cost.
- Excellent Correction Strength.

Migration of ECC Technologies





	2009	2010	2011	2012	2013	2014	2015
Technology (nm)	3x	3x	3x/2x	2x/1x	1x/1y	1y/1z	1z
ECC/Signal Processing	BCH	BCH	BCH/Retry	BCH/Retry/L DPC	BCH/Retry/L DPC	Advanced DSP	Advanced DSP

Migration of ECC Technologies



	2009	2010	2011	2012	2013	2014	2015
Technology (nm)	3x	3x	3x/2x	2x/1x	1x/1y	1y/1z	1z
ECC/Signal Processing	BCH	BCH	BCH/Retry	BCH/Retry/L DPC	BCH/Retry/L DPC	Advanced DSP	Advanced DSP

Migration of ECC Technologies



	2009	2010	2011	2012	2013	2014	2015
Technology (nm)	3x	3x	3x/2x	2x/1x	1x/1y	1y/1z	1z
ECC/Signal Processing	BCH	BCH	BCH/Retry	BCH/Retry/L DPC	BCH/Retry/L DPC	Advanced DSP	Advanced DSP




Even We Changed to LDPC...

- Larger chip size.
- Huge power consumption.
- A Gap between simulation and real NAND channel on Correction capability.
- Weak immunity to HRE.
- Complex decoding flow.

Even We Changed to LDPC...

- Larger chip size.
- Huge power consumption.
- A Gap between simulation and real NAND channel on Correction capability.
- Weak immunity to HRE.
- Complex decoding flow.


The Gap between NAND and Theory



Even We Changed to LDPC...

- Larger chip size.
- Huge power consumption.
- A Gap between simulation and real NAND channel on Correction capability.
- **Weak immunity to HRE.**
- Complex decoding flow.


Weak Immunity to HRE




Even We Changed to LDPC...

- Larger chip size.
- Huge power consumption.
- A Gap between simulation and real NAND channel on Correction capability.
- Weak immunity to HRE.
- Complex decoding flow.

Complex Decoding Flow



Complex Decoding Flow



Retry LLR

A Novel ECC is Proposed

- Superior correction capability than BCH and the HB of LDPC.
- Support soft decoding.
- 1/3 power consumption than BCH.
- Same gate count as BCH.
- Simple decoding flow.
- No need to use soft bit information.
- Excellent HRE immunity.

- A Novel ECC engine with superior correction capability is proposed for next generation NAND Flash memory.
- Digital signal processors are proposed to improve the system performance and reliability.
- Adaptive controlling technology is implemented to control the DSP/ECC/NAND/Data structure for superior reliability.