



"High Radix" LDPC A Silicon Saving Approach

Oliver Hambrey Siglead Europe Limited



Hamming code

bit

ECC for SSD: Where We Started







ECC for SSD: Where We Are Now







ECC for SSD: Where We Go Next







What is "High Radix" LDPC?



replacement for low rate/high correctability BCH code

- designed for hard decoding
- silicon/power budget must be smaller
- error correction capabilities must be stronger
- performance must be accurately estimatable

Finear ECC with sparse edge matrix representation

multi-bit symbols, not bits

not restricted by Galois arithmetic



"High Radix" LDPC: Tanner Graph



merge variable/check nodes of binary LDPC...





"High Radix" LDPC: Tanner Graph



merge variable/check nodes of binary LDPC...

...to get variable/check nodes of symbols + edges labels





"High Radix" LDPC: Edge Matrix



> edge label is matrix representation of merged edges of binary LDPC





"High Radix" LDPC Edge Matrix



> "High Radix" LDPC edge matrix is a matrix of sub matrices!

$$\mathbf{H} = \begin{bmatrix} \mathbf{h}_{1} & \mathbf{h}_{2} & \mathbf{0} & \mathbf{0} & \mathbf{0} & \mathbf{h}_{0} & \mathbf{0} \\ \mathbf{h}_{0} & \mathbf{0} & \mathbf{h}_{1} & \mathbf{h}_{2} & \mathbf{0} & \mathbf{0} & \mathbf{0} & \mathbf{0} \\ \mathbf{0} & \mathbf{0} & \mathbf{h}_{0} & \mathbf{0} & \mathbf{h}_{1} & \mathbf{h}_{2} & \mathbf{0} & \mathbf{0} \\ \mathbf{0} & \mathbf{0} & \mathbf{0} & \mathbf{0} & \mathbf{h}_{0} & \mathbf{0} & \mathbf{h}_{1} & \mathbf{h}_{2} & \mathbf{0} \\ \mathbf{0} & \mathbf{0} & \mathbf{0} & \mathbf{0} & \mathbf{h}_{0} & \mathbf{0} & \mathbf{h}_{1} & \mathbf{h}_{2} \end{bmatrix}$$

where $\mathbf{h}_{0} = \begin{bmatrix} 0 & 1 \\ 1 & 0 \\ 1 & 1 \\ 1 & 1 \end{bmatrix}$, $\mathbf{h}_{1} = \begin{bmatrix} 1 & 1 \\ 1 & 1 \\ 0 & 1 \\ 1 & 0 \end{bmatrix}$ and $\mathbf{h}_{2} = \begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 1 \end{bmatrix}$











Cascade decoding













Cascade decoding













Cascade decoding







Cascade decoding























H =

"High Radix" LDPC for SSD

16

 h_{255}



just a flavor to spark your <u>curiosity</u>! $\leftarrow 136 \rightarrow$ $\lceil h_0 \rceil$

edge matrix:16x136 containing 256 non-

zero sub matrices

HRLDPC(48128,32768)

hard error correction - no channel information needed 4kB frame size combats high raw bit error rate - in excess of 1% low rate ECC - step down from 16kB to 12kB user information per page higher/lower code rate/frame size also possible



Binary Symmetric Channel Correctability





3 codes:

- 16x[BCH(3008,2048) 80bit correctable]
 BCH(48128,32768) 960bit correctable
 HRLDPC(48128,32768) simulated (99% CI)
 HRLDPC(48128,32768) error floor estimation
- HRLDPC tolerates higher RBER than 960bit correctable BCH code
- HRLDPC has accurate error floor estimation



Silicon Saving







VISIT OUR BOOTH!



