

FROM RESEARCH TO INDUSTRY


cea tech

Leti

Hughes Metras
VP Strategic Partnerships,
North America
Hughes.Metras@cea.fr

Luca Perniola
Head of Memory Lab
Luca.Perniola@cea.fr

<http://www.cea.fr/cea-tech>



New Advanced Non Volatile Memory Prototyping Services




R&D in Micro & Nano technologies on state of the art industrial tools



8" and 12" technology platforms

- 1 800 researchers
1 300 on LETI payroll
- 300 M€ budget
~ 40 M€ CapEx
- ~300 patents / year
Portfolio > 2,200 patents
40 start-ups




Unique capabilities for prototyping :



- > FDSOI CMOS (beyond <28 nm node)
- > 3D Integration & chip stacking
- > Silicon Photonics
- > Mems
- > IC Design
- Applications (medical devices, telco/IoT, automotive, security,)

A proven record of international successful partnerships




Phase-Change Memories



OXide-Resistive RAM





Conductive-Bridge RAM




A wide tool box which enables a **customized** research with **our partners** and a **benchmark** between different technological solutions

for High-Temperature specs

Improving Data-retention @ High Temperature → soldering reflow & automotive specs (LETI/ST-Microelectronics collaboration)





L. Perniola et al., IEDM 2012
G. Navarro et al., IEDM 2013




Target : Improve SET/RESET speed & thermal stability (LETI/ALTIS collaboration)

	SET / RESET	Consumption
GeS ₂	SET: 30μs @ 2.5V RESET: ~100ns @ -1.5V	1nJ @ 2.5V
GeS ₂ (Sb10%)	SET: 30ns @ 2.2V RESET: ~100ns @ -1.5V	0.66pJ @ 2.2V



10%Sb doping →
t_{sw}=30ns @ 2, 2V (~3 decades less than GeS₂)





E. Vianello et al., IEDM 2012

for variability reduction



Memory stack variation

→ Engineering the O-vacancy content through electrodes splits



Ab initio calculations

→ Ti acts as an O gettinger layer during filament formation. Lower concentration of V(O) around the filament



Experimental results

→ Retention improvement with Ti wrt Pt top electrode

B. Traore et al., IRPS 2013



C. Cagli et al., IEDM 2011

Physical device modeling

→ Improved filament stability and retention due to lower V(O) concentration in the HfO₂ resistive layer

→ 16 kbit in ST 28 nm node test vehicle

- Back end integration (MIM 2 masks).
- Low number of process steps.
- 16 CUTs of 1kb/28 nm each are integrated into a digital testchip designed by ST



Wafer exchange:

- Basewafers with CMOS 28 nm fabricated in ST
- LETI deposition of HfO₂/Ti/TiN stack
- ST finishes BEOL up to pads

Courtesy of P. Candelier, Leti Memory Workshop 2014

The image features a large iceberg floating in a blue ocean. The tip of the iceberg is above the water, while the much larger base is submerged. Various spintronics-related images and text are arranged around the iceberg. The text is organized into several categories, some with ellipses indicating further sub-topics. The 'ceatech' logo is in the top left, and the 'spintec' logo is in the top right. The phrase 'This is only the beginning...' is written at the bottom left of the iceberg.

**Sensors
Memory**


**Racetrack memory
Non Volatile Logic
RF Devices
High Performance Computing**


**Spin wave interconnects
Spin FET
...**

**Spin Logic
Spin Caloritronics
Spin Photonics
...**

**Quantum
computing**


This is only the beginning...





Single Cell
1T1R

- Material/ interfaces assessment
- NVM module analysis
- « Tailored » electrical tests



Small arrays
& Crossbar
(ex: 8x8)


- Neighbors effect deep investigation
- Direct NVM access
- « Tailored » electrical tests

Large arrays
(~Mb)

- Statistical effect acquisition
- NVM access through decoder
- « tailored » electrical tests after decoding


Complex memory circuits
(Auto-test,...)

Fig. demonstrators




Fine tuning statistical analysis


Electrical tests by digital tester



Reliable test vehicle for fast material screening for all major RRAM families
(CB-OxRAM, MRAM, PCRAM)




- ✓ 4 copper interconnects: possibility to make complex routing for complex design
Possibility to have Mb memory arrays to accumulate statistics
- ✓ FEOL features NMOS and PMOS with high yield
- ✓ Cycle time depending on priority: down to ~9 weeks in P1



Exemples

4x8 crossbar selector-less




TECHNOLOGY:	CMOS 130nm
Spec. process char.:	<p>Gate length : 130nm (drawn), 130nm (effective) Triple Well Power supply : 1. 2V for Digital, 4.6V for Analog application Multiple Vt transistor offering (Low Power, Analog) Threshold voltages (for 2 families above) : VTN = 700/697mV, VTP = 590/626mV Isat (for 2 families above) : TN : 280/658uA/um; TP : 104/333uA/um 4 Copper metal layers in standard Fluorinated SiO2 Inter Metal dielectrics 2 specific implant levels : NDRIFT & PDRIFT Double gate oxide for analog features</p>



- Tool delivered & qualified end of october '11 @LETI
- Material engineering for memories applications (CBRAM, PCRAM, OXRAM)
 - Co-sputtering capability
 - Standard planar PVD module for capping, electrodes ...

Courtesy of V.Baret - LETI

- **Equipment cluster ASM POLYGON1 – 2 deposition reactors**
 - ALD reactor (Atomic Layer Deposition)
 - PEALD reactor (Plasma Enhanced Atomic Layer Deposition)
- Capability 300mm wafers - wafers 200mm : samples on adaptors



HfO₂, Al₂O₃, nanolaminates, HfAlO (ALD)

ZrO₂, Ta₂O₅, SiO₂ (PEALD)


TaCN (PEALD)

Precise composition of the films

Good uniformity <2% (300mm)

Excellent repeatability





Tool configuration

- ✓ 1 Degassing module (DMD) up to 400°C
- ✓ 1 Preclean system (ICP soft etch)
- ✓ 1 Multi-Cathode chamber (5 cathodes with RF, DC, pDC generators) – O₂, N₂ reactive processes. Up to 3 target co-PVD
- ✓ 2 pDC chambers (Impulse) – O₂, N₂ reactive processes
- ✓ Vacuum transfer module for plugging the Adixen vacuum carrier

Objectives

Conventional Impulse PVD chambers → electrodes & fixed composition memory element.

300mm CoSputtering chamber for memory material engineering and flexibility

- ➔ **Composition fine tuning, material screening**
- ➔ **Cost Of Ownership** : smaller targets (easier to manufacture), longer life time for desired targeted compo, etc.

DE LA RECHERCHE À L'INDUSTRIE



www.cea.fr

THANKS!
QUESTIONS?