



#### **NAND Flash Basics & Error Characteristics**

#### Why Do We Need Smart Controllers?

Thomas Parnell, IBM Research - Zurich



- Part I. NAND Flash Basics
  - Device Architecture (2D + 3D)
  - SLC, MLC & TLC
  - Program/Read/Erase Procedure
- Part II. Error Characteristics
  - Program/erase cycling stress
  - Cell-to-cell Interference
  - Data Retention / Read Disturb
  - Programming Errors
  - 2D vs. 3D Reliability Comparison







#### Part I: NAND Flash Basics



### NAND Flash Architecture (2D)





A block of planar NAND Flash consists of a grid of cells connected by word lines (WLs) and bit lines (BLs)

- Data is programmed/read from the device page-by-page (~16KB)
- Every WL in the block contains:
  - 1 page (SLC)
  - 2 pages (MLC)
  - 3 pages (TLC)
- Within a WL, pages can be further interleaved so that each WL contains 2/4/6 pages ("Even-Odd BL Architecture")



#### NAND Flash Architecture (3D)





A block consists of vertically-stacked layers of NAND Flash cells

Flash Memory Summit 2016 Santa Clara, CA



Each layer consists of a grid of cells connected by WLs and BLS







Single Level Cell (SLC) 2 States (1 Erase + 1 Pgm) = 1 bit of information per cell

Upper Page Data Lower Page Data



Multi Level Cell (MLC) 4 States (1 Erase + 3 Pgm)

- = 2 bits of information per cell
- = 2x capacity of SLC!





Extra Page Data Upper Page Data Lower Page Data



Triple Level Cell (TLC) 8 States (1 Erase + 7 Pgm) = 3 bits of information per cell = 1.5x capacity of MLC = 3.0x capacity of SLC







(a) Erased State Е VTH LP=0 LP=1 VLPONLY (b) Program **Lower Page** V<sub>TH</sub> **x0 x1** UP=0 UP=1 UP=0 UP=1 (c) Program **Upper Page** 11 01 00 V<sub>TH</sub> 10

Data is programmed to the device one page at a time

The cells are either left in the erased state of programmed to an intermediate state depending on the lower page data.

An intermediate read determines the previously programmed lower page data and the cell distribution for the WL is "finalized" using the upper page data







- Lower page can be read using a single read voltage  $(V_B)$
- Upper page can be read using a pair of read voltages (V<sub>A</sub>, V<sub>C</sub>)
- A page read typically takes up to 100us





Data is erased one block at a time. An individual page cannot be erased.







### Part II: Error Characteristics





- Broadening of  $V_{TH}$  distributions due to noise can lead to read errors
- What are the main sources of noise?



# Flash Memory Program/Erase Cycling Stress





- Repeated application of program/erase (P/E) pulses leads to degraded reliability of the underlying NAND flash cells
- The measured raw bit error rate (RBER) increases as a function of P/E cycles
- Strong error-correction codes must be implemented on the controller to be able to deal with increased RBER





• Threshold voltage of "victim" cell is strongly affected by programming of neighboring "aggressor" cells → can the controller compensate?







- Over time electrons can escape from the programmed flash cells, causing a loss of threshold voltage
- This can cause a large increase in RBER unless the controller can shift the read voltage to compensate for charge loss
- The data retention effect is temperature dependent (charge escapes faster at higher temperature)







#### Dominant effect of read disturb is seen on Erase state

- When reading a particular page in a block of NAND Flash, a voltage is applied to all other WL in order to "deselect" them
- This applied voltage can affect the V<sub>TH</sub> distributed of the unselected WLs
- If a block is read from too many times, the RBER will increase to a point that the ECC is no longer able to correct
  - The controller must be able to manage such effects





Degradation of erase state can cause error propagation during the two-٠ pass programming procedure  $\rightarrow$  switch to 1-pass? Cells are programmed





## Flash Memory 2D vs. 3D Reliability Scorecard



Reliability Issue	2D	3D	Comment
Program/Erase Cycling	TLC endurance: ~100 cycles	TLC endurance: >1000 cycles	Increased cell dimensions enable new applications for TLC Flash
Cell-to-cell Interference	X/Y-direction	Z-direction	Controller management required
Data Retention	Years (consumer) Months (enterprise)	Fast Initial Charge Loss	Controller management required
Read Disturb	Affects both		Controller management required
Programming Errors	2-pass programming	1-pass programming	Improved algorithm can remove programming errors entirely





- NAND Flash is currently unrivalled technology in terms of the performance/cost trade-off
- However, it is inherently unreliable and cannot be used without a controller providing additional functionality
- What do we require of a controller?
  - Media management / signal processing
  - Powerful error-correction
  - Data placement/management algorithms
  - Efficient FPGA/ASIC/firmware implementations