



Emerging Memories



Dr. Seshubabu Desu
Chief Technology Officer
4DS Memory Limited

Fremont, CA

sbdesu@gmail.com


FMS-August 2016

Main stream memories are charge based and are loosing momentum!



Emerging memories are needed; *400 Patents in 2015!*

Memory device is possible, if a property can be changed electronically into different states



Memory Development Phases

Risk

- Single memory cell
- Proof of concept
- Selector
- Scaling potential

- Memory array
- Selector integration
- Significant statistics
- Scaling limits
- Proximity effects
- CMOS integration

- Yield improvement
- Packaging
- Product testing
- Product qualification

Value


Research

Development


Production

Time

Desu-2016




Most Important Metrics for Emerging Memories



3D X-Point by Intel and Micron

WHAT IS 3D XPOINT™?

Crosspoint Structure
Selectors allow dense packing and individual access to bits



Breakthrough Material Advances
Compatible switch and memory cell materials

Scalable
Memory layers can be stacked in a 3D manner


High Performance
Cell and array architecture that can switch states 1000x faster than NAND

THE BREAKTHROUGH

A NEW CLASS OF NON-VOLATILE MEMORY

- 1000X FASTER THAN NAND**
- 1000X ENDURANCE OF NAND**
- 10X DENSER THAN CONVENTIONAL MEMORY**

*Results have been estimated or simulated using internal analysis or architecture simulation or modeling, and provided to you for informational purposes. Any differences in your system hardware, software or configuration may affect your actual performance.



3D XPOINT™ ENABLES FUTURE APPLICATIONS

END USER POSSIBILITIES

- Massive in-memory data base
- Fast system recovery
- Low latency
- High endurance

- Gaming
- High fidelity pattern recognition
- Genomics

AMAZING NEW EXPERIENCES


What did they reveal about 3D X-Point?

- Non-volatile memory is NOT based on a filament
- Non-Volatile memory is based on bulk-resistance change
- The memory material is a chalcogenide
- They also insist it is not a Phase Change Memory!
- Ovonic Threshold Switch (OTS) is the Selector
- It could take 12-18 months to get into mass production (Jan 2016)

- Uses ~100 new materials (raising supply chain issues)
- Lots of process steps to control the cross contamination
- 128 Gbit (in two planes) suggest ~19 nm feature size
- No retention numbers

Patents assigned to Intel and Micron indicate that 3D X-Point is 'a flavor of PCM'

Intel:US 2016/0149127



Other Similar Patents Assigned to Intel/Micron:

US 9,236,566 (2016)/Micron

US 9,299,747 (2016)/Intel

US 9,299,930 (2016)/Micron

US 9,343,676 (2016)/Micron


US 9,362,494 (2016)/Micron

US 9,064,560 (2015)/Intel

US 8,953,387 (2013)/Micron



....

Stacked 3D cross-point architecture is not cost effective if the number layers increase




Cost Limit:
4 stacks,
512Gb?

I. Baek, et al, IEDM 2011




Solution for the density limitation of stacked 3D X-Point: Vertical?



Method for making 3D memory array using Phase Change and Ovonic Switching


Metrics for 3D X-Point

My Crystal Ball is Foggy!!!





Ferroelectric Random Access Memory (FRAM)


Crystal structure of PZT(FER)
(Lead Zirconium Titanium/ $\text{Pb}(\text{Zr,Ti})\text{O}_3$)



Hysteresis Loop of PZT




Fujitsu Develops 4 Mbit Quad SPI FRAM Capable of 54 MB/s Data Transfer (2/2016)




- 1.8V to 3.6 V
- -40°C to +85°C
- 10^{13} Cycles of Endurance
- 10 Years of Retention

- Access Time 75 ns—150 ns
- Operating = 20 mA
- Standby = 150 μ A
- Sleep = 20 μ A




Metrics for FRAM



MRAM/STT-RAM


The difference in resistance between Parallel and Anti-Parallel spin arrangements of MTJ is the key for MRAM



Non-Deterministic Write


- STT write process is inherently **stochastic** (*sigmoidal distribution with very long tail*)
- The **stochasticity of switching time is temporal** (*leading to variation in transition time for a single cell*)

Thermal Stability Factor (Δ) is the key metric of an MTJ



Perpendicular (p) MTJ

Desu-2016




STT stochastic switching behavior

- Increasing the write current value I_{WR} or driver pulse duration are the most efficient methods to avoid the writing failures
- But lead to significant power, speed, surface overhead storage, and could drive the breakdown or damage of oxide barrier

High thermal stability factor (Δ) is required to reduce the erroneous sensing rate

$$F_{chip} = 1 - \exp \left[-N \frac{\tau}{\tau_0} \exp \left(-\Delta \left(1 - \frac{I_R}{I_{CO}} \right) \right) \right]$$



1 Gbit STT-RAMs may be available


- Everspin is sampling 256 Mbit STT-RAM (p-MTJ) at 40 nm node and DDR interface and 100,000 X faster write time than NNAD
- Everspin 1 Gbit STT-RAM (28 nm) kit due by the end of the year!
- Avalanche Technology offers 32Mb SPSRAM™, which is a Quad SPI Non Volatile SRAM (pMTJ)
- Several companies offer embedded MRAM (40 nm and 28 nm)

IBM publishes a paper claiming 11 nm STT-RAM with write error rates of 7×10^{-10} at 10 ns with a write current of $7.5 \mu\text{A}$ corresponding to low switching energy below 100 fJ (June 2016)

Can STT-RAM replace SRAM and DRAM?

	SRAM	DRAM	STT-RAM
Type	Volatile	Volatile	Non-Volatile?
Scalability	<20 nm?	<1x nm?	11 nm*
Cell Size (F ²)	120~200	4~6	15~50
Multi-level	No	No	Yes*
Read Speed	Very fast	Fast	Fast
Read Energy	Low	Medium	Medium
Write Speed	Very fast	Slow	Slow
Write Energy	Low	Medium	High
Leakage	High	Medium	Low
Endurance	10 ¹⁶	10 ¹⁶	>10 ¹²
Refresh Power	NA	High	Medium?


- Relax retention time to scale STT-RAM and lower write energy
- STT-RAM errors are stochastic
- DRAM has deterministic errors
- DRAM-like refresh cannot be used in STT-RAM (bit could flip)
- In STT-RAM refresh operation must be accompanied by ECC



*IBM (2016) R&D stage


Desu-2016

STT-RAM Trade-off



$$F_{chip} = 1 - \exp \left[-N \frac{\tau}{\tau_0} \exp \left(-\Delta \left(1 - \frac{I_R}{I_{CO}} \right) \right) \right]$$

Most Important Metrics for STT-RAM



Cost???
(Memory Array? + Control Circuit??)

Scalability and Density
(Memory cell + selector)

Device Performance

Latency: Write energy issues

Endurance: Tradeoff with write energy

Retention: High density may be volatile


Reliability: Soft and Hard errors



2D
 40 nm-now
 28 nm (1-2Y)
 11 nm (Research)

3D
 Significant
 Challenges

Variability of oxide barrier thickness will lead to hard errors, as the resistance is exponential to the thickness



Filament ReRAM




Oxy-ReRAM




CBRAM


Panasonic MN101L, 64 kbytes Oxy-ReRAM (1T-1R) Embedded 8-bit MCUs



- 180 nm CMOS process with low leakage current
- 50% lower power consumption, and over 5 times faster rewriting than flash memory or EEPROM




SET/RESET ~2.5V, 100ns
 Verify ratio ~1.2
 Vread~0.5V



J.Y.Scharlotta, IIRW 2014

*2Mbit ReRAM test memory array, claims 100K endurance cycling and 10 years of memory retention at 85°C at 28 nm node (Panasonic & IMEC, paper, 2015)

Adesto 512 Kbit EEPROM-compatible CBRAM




- Single supply voltage: 1.65V - 3.6V
- 1.6 MHz maximum clock rate for normal read
- 20 MHz maximum clock rate for fast read
- Byte Write consuming 50 nJ
- 0.25 mA Read current; 1 mA Write current
- Byte Write within 25 μ s
- Data Retention: 10 years
- Endurance: 10,000 Write Cycles
- Unlimited Read Cycles

Te---Metalloid Filament!!


Parameter	Adesto Moneta	Standard EEPROM
Core Supply Voltage	0.97–1.03V	Not Applicable
I/O Supply Voltage	1.65–2.75V	Not Applicable
Single Supply Voltage	Not Applicable	1.7–5.5V
Read Power (500Kb/s)	10 μ W	1250 μ W
Lowest Power-Down Mode	.05 μ W	.25 μ W
Clock Frequency (Max)	1MHz	20MHz
Operating Temp Range	–40 to +85°C	–40 to +85°C
Write Supply Voltage	3.6–4.4V	1.7–5.5V
Write Power (10Kb/s)	7.5 μ W	375 μ W

Universal Characteristics of Filament ReRAM



- The measured and calculated LRS Resistance (a) and I_{reset} (b) as a function of compliance current (I_C).
- I_C controls the Conducting Filament size and resistance
- Negligible dependence on the switching mode (unipolar, bipolar) and stack composition or structure.

In addition to the process variations, Filament formation, rupture and regrowth are stochastic processes!!





- Local high fields can change due to change in nature of defects and their concentrations ($> 1 \text{ MV/cm}$)
- Local power dissipation can alter the local temperatures ($\sim 1 \text{ TW/cm}^3$)
- Local electronic current densities can vary ($> 10^6 \text{ A/cm}^2$)
- Significant local variations in ionic current densities




**Verify
& ECC**

Extensive optimization needed to engineer the tail bits




Variability of switching in HfO₂ ReRAM
 Indicating the stochastic nature of CF



Ielmini, et al. (2014)

The cycling variability of switching
 parameters in HfO₂ ReRAM devices


Defect tails determine the Endurance




Retention is a strong function of SET energy!

Cu RRAM Example

K. Prall, Micron (2016)




RRAM Retention vs. R for 1000hr 150C Bake



Bit Failure Rate vs. Set Energy for a 150C 1000 Hour Bake

Higher the input SET energy the lower the SET resistance

Quantization of Filament Resistance!



- When the electron mean free path is close to the diameter of the CF, ballistic transport is possible
- Conductance of CF is quantized
- $G_0 = 2 e^2/h$ ($R_0 = 12.9$ k Ohms)
- 76 μ A at 1V
- Independent of the nature of the filament and material composition!
- Would MLC possible??
- What about the statistical variability of CF with small dimensions?

Most Important Metrics for Filament ReRAMs

Cost??

(Memory Array + Control Circuit??)

*High Density



High bit error rates

Device Performance

Latency: Higher write energy?

Endurance: Tail Bits?

Retention: Tradeoff with SET Energy

Reliability: Soft errors and Noise

Scalability and Density

*Memory cell can be scaled**
Selector scaling??


2D
Low
density

3D

Vertical:
Selector?

Horizontal: Cost?

Emerging Memories: Are they Emerging?



* Filament RRAM

Thanks

Questions and/or Comments