



## **Client PCIe/NVMe SSD with 3D NAND**

### **Rick Huang**

SSD Product Marketing

SiliconMotion Inc.







#### **Power Consumption**

**Host Compatibility** 

**3D NAND Support** 



#### **Power Consumption**

**Host Compatibility** 

**3D NAND Support** 



#### Lower power to extend battery life

#### Smaller form factor limits thermal dissipation





**M.2** 



BGA



## Flash Memory NVMe/PCIe Power States

NVMe Power State	PCIe Link State	Active / Idle	Power	Exit Latency
PS0	L0 / L0s / L1	Active	100%	Νο
PS1	L0 / L0s / L1	Active	75%	Very Short
PS2	L0 / L0s / L1	Active	40%	Very Short
PS3	L1 / L1.1 / L1.2	Idle	Low	Moderate
PS4	L1.2	Idle	Extreme Low	Long



## Flash Memory NVMe/PCIe Power States

NVMe Power State	PCIe Link State	Active / Idle	Power	Exit Latency
PS0	L0 / L0s / L1	Active	100%	Νο
PS1	L0 / L0s / L1	Active	75%	Very Short
PS2	L0 / L0s / L1	Active	40%	Very Short
PS3	L1 / L1.1 / L1.2	Idle	Low	Moderate
PS4	L1.2	Idle	Extreme Low	Long



## Flash Memory NVMe/PCle Power States

NVMe Power State	PCIe Link State	Active / Idle	Power	Exit Latency
PS0	L0 / L0s / L1	Active	100%	No
PS1	L0 / L0s / L1	Active	75%	Very Short
PS2	L0 / L0s / L1	Active	40%	Very Short
PS3	L1 / L1.1 / L1.2	Idle	Low	Moderate
PS4	L1.2	Idle	Extreme Low	Long



### Slow down Clock to run slower Cool down ASAP, then recovery to high speed











Power down modules only used in active mode













#### **Power Consumption**

## **Host Compatibility**

**3D NAND Support** 

# Compatibility Issue...

## Same language, but can't communicate



## Compliance test to verify the design capability

Electrical Testing Configuration Space Testing (CV Test) Link and Transaction Protocol Testing (PTC Test)

#### Interoperability test to ensure compatibility PCI-SIG IOT and NVMe Plugfest



## Why Compatibility Especially Important in PCIe/NVMe

- Built-in SSD in desktops/laptops
  - Qualified by PC makers on selected platforms
- Retail SSD for replacement/upgrade
  - Qualified by SSD makers on many platforms



## L0 Standby (L0s)

Entry: Detection of defined number of EIOS Exit: Detection of negotiated number of FTS

Not only robust design, but "adapt to the other" No shortcut, just time and resource The more experienced, the more capable



#### **Power Consumption**

**Host Compatibility** 

**3D NAND Support** 





#### **Technology Node**

\* Micron 2015 Winter Analyst Conference



## LDPC – Higher Correction Capability





#### RAID parity for 2<sup>nd</sup> dimension protection Parity overhead of concern

## Flexibility in ASIC and FW

Different schemes as needed for different NAND To keep low parity overhead to retain user capacity

## A Client PCIe SSD

## Low Power

Compatibility

**3D NAND** 



## SMI

## Booth

#413



PCle Gen3 x4

#### NVMe 1.2

Support 3D NAND

Seq. Read 2.4GB/s

Seq. Write 1.1GB/s

PS4 <5mW





# **Thank You!**