



ASIC/Merchant Silicon Chip-Based Flash Controllers

Jeff Yang Silicon Motion







Flash Memory Summit 2016 Santa Clara, CA

n 3







Flash Memory Summit 2017 Santa Clara CA

© Copyright Silicon Motion, Inc., 2012. All Rights Reserved.



















Traditional Error recovery flow







- In order to provide better decoder's correction capability, using the soft-info to get more reliability bits.
- NAND interface support.
 - Traditional read/retry interface.
 - Direct soft-info interface.



- The buffer size is the capability to contain the number of chunks soft-bit.
- Access addition soft-info from NAND may need additional read busy time.
- Read the soft-bit under the same busy time will have higher efficiency, but buffer size requirement is huge.



- One Transfer time = 2.5ns/1B x 18432B = 46us (400MTs)
- Assume DSP-buffer size 16KB.
 - 9 tR time + 12 transfer-time = 9x(100us) + 12 x (46us) = 1452us
 - Throughput = 64KB/1452us = 44MB/sec
- Assume DSP-buffer size 64KB.
 - 3tR time + 12 transfer-time = 3x(100us) + 8 x(46us) = 668us.
 - Throughput = 64KB/668us = 95MB/sec

In Client SSD applications,

Soft-decoding will regard as the ERROR-Recovery flow. We will not ask the throughput under recovery mode. But we will take care the recovery mode trigger rate.

Failure range from 2D to 3D.



WL

Μ

Pair-Page

М







3D NAND Challenges

- Each 3D generation will increase the layer number by 30~50%.
- High-aspect ratio channel hole etch.
- Cell current reduction is seriously concerned.
- Reduce the read-voltage to improve the read-count (degradation the read-disturbance) make cell current worse.
- Different cell characteristics for each WL. (program-speed, cell-tocell interference, retention)
- Poor retention characteristics.

Not easy to screen out some defects. Especially on bit-column related defect.







Flash Memory Summit 2017 Santa Clara, CA

Ref: Evolution of NAND flash memory: from 2D to 3D... 2017 IMW



ECC design loop related to NAND characteristics.

Flash Memory Summit

- We already have 7th generation LDPC decoder.
- Keep improving the LDPC performance.
- For higher throughput ~8GB/sec, we may go back to step1.
- After 28nm process, the design iteration depth will from code-construction to trial APR.
- EX: Find the Routing congestion issue in step 4, it may need to solve from step1.





Before the RAID protect flow.....

Flash Memory 5 mit

DRAM/ DRAM-less/ Small DRAM SLC-first/ TLC-direct write/ Dynamic SLC One-pass / Multi-pass/ Pair-page mapping WL to WL short Failure range

All the issues combine together

Capacity (RAID overhead) Binary/arbitrary

on

Program failure DRAM-backup/ Flash-cache/ RAID recover/ WL open Failure range Recovery latency

BUT THE SAME CONCEPT IS......



- If you don't want to use RAID, What alternative you still have?
 - Read-back check after program.

onMotion

Matlat demo platform.		
Flash	Memory Sump	•Matlab base program.
	Matiad	•Gather the data and process by matlab. •More easily to show the figure.
	interfa	Provide high level controller interface.NAND access CMD packet
	се	
	CMD translati on	 Hookup the Matlab API to USB/PCIE driver. Provide several different NAND access functions to provide Matlab high level control interface. SMI controller specification function demo. (Adaptive chargine/Vth-trakcing/LDPC soft-decoding). Provide a function call.
	SATA/P CIE	 Firmware implement the Vendor CMD to serve all kinds of NAND access. Complex function implement by ARC/ARM firmware to provide specific function demo.
	controll	
er SiliconMotion		



ECC tool update with all NAND.

- SATA 2258/2259
- PCIE 2260/2262/2263/2270/2264
- Color Vth-distribution. All WL Vth-distribution.
- Error recovery golden flow.
- Soft-info fetch correctness analysis.
- Automation RTBB analysis.
 - (OEM special request support)
 - ECC decoding/encoding, randomizer model.
- ISPP tuning for verification.







