

Device Architectures to Best Enable PCIe Gen 4

Rob Sykes

Senior Distinguished Engineer Toshiba America Electronic Components, Inc.



- A review of the performance relationship between PCIe Gen 4, NAND (number of planes, channels), controller capabilities and bus architecture and how this relates to top end performance for your systems
- Specifically, the presentation will consider the bottlenecks in the system that relate to achieving the front end performance
 - Bottlenecks exist in the host, the controller architecture in terms of processing power, flash controller, DRAM etc. and the NAND capabilities.
- Power, Performance, Price!




System Level Overview

Host CPU PCIe CPU CPU CPU

What host-related aspects impact PCle Gen 4 performance?

- Driver impacts on performance
- Command size
- Queue depth
- CPU cores to queue

Flash Memory Summit 2017 Santa Clara, CA




aspects impact PCIe Gen 4 performance, including flash controller-related aspects ?

3



NAND impact on SoC:

- In SoC real-estate terms, the NAND controller is one of the most costly items
- SSD companies may limit NAND channels for costsensitive markets but will they hit the performance
- Many channels requires many pads.



8ch Controller



- Performance depends on channel count, NAND frequency, flash die/channel count
- The bus speed and number of channels of the controller can cause bottlenecks
- Higher capacity drives may have a lower performance threshold due to bus loading
- Flash connectivity is more likely to be a bottleneck in high capacity drives due to bus loading



NAND Capacity vs Read speed

 As more die are added, channel loading increases and effectively reduces the performance

- Consideration has to be given to the max intended capacity required
- NAND speed (MT/s) impacts performance
- More channels can be added to match font end bandwidth but costs more.

Flash Memory Summit 2017 Santa Clara, CA Gen 4x8 Gen 4x4

16TB

-16ch ----16ch

Capacity vs. Seq Read

Based on 512Gb NAND with increasing die stacks to reach capacity points

8ch

8TB


4TB

6

32TB




NAND 2 Die per Channel



- Each NAND channel has a single package load with two die per bus inside the NAND package
- Assumes PCB with only one package per channel so no stubs
- Performance can be achieved at fast NAND speeds but capacity is limited




NAND 4 Die per Channel



- Each NAND Channel has a single package load with four die per bus inside the NAND package
- Assumes PCB with only one package per channel so no stubs
- Performance can be achieved at fast NAND speeds with some risks, but top performance maybe achieved at lower NAND speeds
- Capacities are increased




NAND 8 Die per Channel



- Each NAND channel has a single package load with eight die per bus inside the NAND package
- Assumes PCB with only one package per channel so no stubs
- Multi-package solution is also possible but results in stubs and may require ODT solution resulting in increased PCB costs
- Fastest NAND may not work in this scenario; highest PCIe performance may not be achieved
- Capacities are increased



NAND 16 Die per Channel



- The NAND channel has two package loads with eight die per bus inside each side of the NAND package
- Assumes PCB with only one package per channel so limited stubs
- Self-terminating ODT scheme may work if the stubs are short, but a matrix ODT may be advised
- Bus speed would be low, PCIe Gen 4x4 speeds may not be met
- Capacities are increased




Controller & firmware architecture implications on performance:

- CPU architecture
- Buffering techniques
- FTL size (4K, 8k, 16K FTL Capacity)
- DRAM
- Controller latency
- Power limits



Controller



Generic controller architecture

Flash Memory Summit 2017 Santa Clara, CA *Host / Flash Interface Layer



Controllers for PCIe Gen 4

What needs to be considered for a controller to achieve PCIe Gen 4 line rates?

- It's a big step up from SATA
 - 600MB/s₀ for SATA compared to 8000MB/s₀ PCIe Gen4x4
 - More than 13X performance and that just for a 4 lane system
- Where do you put, and how does one handle all that data through the controller to the NAND?
- SATA controllers may have had a straightforward buffering mechanism and a single CPU or a few CPUs (depending on the application)
- PCIe Gen 4 will need either speciality front end hardware assistance or/and multiple CPUs to handle that data rate whilst keeping the latency low
 - The aim is to process as much data as possible within a single clock cycle; we may need to consider achieving a reasonable level of 9s latency!

Flash Memory Summit 2017 Santa Clara, CA (*) Theoretical max performance



Flash Translation Layer (FTL) Review

Purpose / Function


- The FTL is responsible for logical to physical mapping of data!
- The FTL is not a FIFO
 - Ensure that the SSD is evenly worn to prolong the life of the NAND (Wear-levelling) or background refresh.
 - Reclaim blocks previously deleted / unmapped by the OS so that a new write will not have to do a read / modify / write
 - Ensures peak performance is maintained (Garbage Collection)
 - Bad Block Management to handle invalid blocks
- FTL Size
 - Align to the OS low level drivers (512Bytes or 4KBytes)
 - 4K FTL is the most common, it aligns to the driver stack and meets the current DRAM vs SSD capacity requirements



Controller FTL

How far does a 4K FTL get us in terms of capacity?

- DDR size may become the limiting factor as NAND die size continuously increase
- What is achievable / affordable considering real-estate limitations? 16GBytes, maybe 32GBytes in the Future. With a 4K FTL (assuming a map entry of 4Bytes) that gives us a possible 32TB drive
- NAND will be capable of significantly larger capacities than this, even on a single 2.5" SFF 8639 drive





- Hardware is playing an ever more important role in managing data in the controller, especially for high performance systems
- With so much data coming into the front end it cannot be expected that a simple buffer manager be singularly capable of processing multiple queues of data
 - Hardware has to play a part to keep the latency down
- It's likely that specialized front end hardware will be required with dedicated CPU capabilities



Implications of Power

- We want the largest SSD that is capable of the fastest speeds for the smallest price...Right!
- Our new multicore controller are capable of achieving those blistering fast PCIe Gen4 speeds within acceptable power limits for the intended market segment
- Through-Silicon Via (TSV) NAND technology will have a significant positive impact on power, performance and real estate.




- Multiple die stack NAND also is (of course) a contributor to power, especially when running flat out
- This will highly depend on the NAND capabilities / performance / die stack etc.
- DDR will also contribute
- All the PCB discretes, voltage regulation, etc. cost power
- If we want to max out performance can we achieve that within the customers power budgets



NVMe Queues

- Specification is very well futureproofed with support for up to 64K queues with 64K commands per queue
- Potential of 4096K commands




http://www.nvmexpress.org/nvm-express-overview/




NVMe Host

In Practice:

- Queues are mapped to CPU cores (this is set by the NVMe Driver)
- A server may have 128 CPU cores (including hyper threaded systems)
 - The number of NVMe queues will likely match the system capabilities
 - Queue depth is set by the controller (MQES), for example it could be set to a size of 1K commands per queue which would equate to a possible 128K commands
 - Command size can also be set by the controller (MDTS)
 - If set to zero the host driver determines the size
 - Note: Microsoft driver defaults to 1MB if MDTS is zero







PCIe Host

- As can be seen from the previous slide, data on the PCIe bus is laid out like RAID0 data; small parts of data split across the 4 lanes
- Max payload across the PCIe interface is 4KBytes, however most systems are set to 128Bytes or 256Bytes for backwards compatibility
- Knowing your environment may improve your efficiency

Max_Payload_Size – This field sets maximum TLP payload size for the Function. As a Receiver, the Function must handle TLPs as large as the set value. As a Transmitter, the Function must not generate TLPs exceeding the set value. Permissible values that can be programmed are indicated by the Max_Payload_Size Supported field in the Device Capabilities register (see Section 7.9.3).

Defined encodings for this field are:

- 000b 128 bytes max payload size
- 001b 256 bytes max payload size
- 010b 512 bytes max payload size
- 011b 1024 bytes max payload size
- 100b 2048 bytes max payload size
- 101b 4096 bytes max payload size
- 110b Reserved
- 111b Reserved

Functions that support only the 128-byte max payload size are permitted to hardwire this field to 000b.

System software is not required to program the same value for this field for all the Functions of a multi-Function device. Refer to Section 2.2.2 for important guidance.

For ARI Devices, Max_Payload_Size is determined solely by the setting in Function 0. The settings in the other Functions always return whatever value software programmed for each, but otherwise are ignored by the component.

Default value of this field is 000b.





Impact on Payload

- Using the previous example, everything staying the same except the payload, the following can be calculated
- Increasing the payload does have a positive impact but does not increase linearly
- The ratio between data transferred and TLP overhead decreases as payload increases

 $\mathsf{BW} = \frac{\mathsf{N}.\mathsf{Y}}{\mathsf{T}}$

The formula defines allocated bandwidth (BW) as a function of specified number (N) of transactions of a specified payload size (Y) within a specified time period (T).

Payload	Throughput	% Increase
128 bytes	5 GB/s	
256 bytes	5.6 GB/s	12%
512 bytes	6 GB/s	7%
1024 bytes	6.16 GB/s	2.7%
2048 bytes	6.25 GB/s	1.5%
4096 bytes	6.3 GB/s	0.8%



- Host Drivers to align to system dynamics to increase efficiency and reduce latencies ٠
- Observing the best PCIe Gen 4 performance will require large queue depths ٠
 - Testing at QD1 doesn't provide the system with enough data to reach top performance •
- **Controller Capabilities** ٠
 - Power of controller, CPU capabilities, flash channel bandwidth •
- NAND Capabilities ۲
 - Reduce power with TSV NAND ٠
- Align application level software could be better aligned to PCIe Gen 4 ۲
 - Example If IOMeter had its own PCIe driver we could manipulate payloads to test efficiency •