

# Is 2017 the Year of Emerging Memories?

**Dr. Seshubabu Desu**

Chief Technology Officer

4DS Memory Limited

Fremont, CA

[sbdesu@gmail.com](mailto:sbdesu@gmail.com)

FMS-August 2017


# DRAM Scaling Limitations

Challenges	Notes
<b>Structural</b>	Insufficient room to fit the capacitor, bit-line, word-line, two contacts, isolation, etc.
<b>Capacitor</b>	Reduction in cell capacitance will cause reduced refresh time, increased ECC and power, etc.
<b>Transistor</b>	Scaling of the access transistor while achieving high drive ( $>10\mu\text{A}$ ) and very low leakage ( $<1\text{fA}$ )
<b>Speed</b>	Increased bit-line and word-line resistance along with increased parasitic capacitance between all nodes make it difficult to maintain array speed

# NAND Scaling Limitations

Challenges	Notes
<b>Effective Scaling</b>	3-D scaling will continue in the short term with an increasing number of layers stacked vertically with limited horizontal scaling. Limitations??
<b>ECC</b>	NAND is pushing the limits of ECC already correcting one bit in a 100
<b>Defect Density</b>	Un-repairable defect density may become a limitation
<b>Cost</b>	Scaling may be technically feasible, but the cost to achieve scaling for a future nodes may not result in a decreased cost per bit

# Semiconductor Memories





# Recent Success of Emerging Memories

## Storage Class Memories

### 3D-Xpoint based Optane Memories and Storage by Intel

# You can buy 3D-Xpoint Memory from FRYS!

**FRYS.COM**

keyword, model#, or frys.com#

GO

WEEKLY DEALS

Sign Up for PromoCode Emails

Cool Stuff We Sell

Things We Do for You

myFrys

Welcome Guest!

Cart



Frys» PC Components» CPU/Processor» #9192408

Intel® Optane™ Memory Series 32GB M.2 80mm

Price: **\$79.99**

Add To Cart



Frys.com #9192408

Manufacturer: Intel

UPC #735858337090

Model #8X0504

[Detailed Description](#) | [Warranty Info](#)

#### Performance

- Sequential Read (up to) : 1350 MB/s
- Sequential Write (up to) : 290 MB/s
- Random Read (8GB Span) (up to) : 240000 IOPS
- Random Read (100% Span) : 240000 IOPS
- Random Write (8GB Span) (up to) : 65000 IOPS
- Random Write (100% Span) : 65000 IOPS
- Latency - Read : 7  $\mu$ s
- Latency - Write : 18  $\mu$ s
- Power - Active : 3.5 Watts
- Power - Idle : 1 Watt



Overall System Performance

28%

Hard Drive Access

14%

Task Responsiveness

2%

Desu-2017

# 3D XPOINT™ MEMORY MEDIA

Breaks the memory/storage barrier


## MEMORY

+

## STORAGE

### SRAM

Latency: 1X  
Size of Data: 1X




### DRAM

Latency: ~10X  
Size of Data: ~100X



### 3D XPoint™

Latency: ~100X  
Size of Data: ~1,000X



### NAND SSD

Latency: ~100,000X  
Size of Data: ~1,000X




### HDD

Latency: ~10 Million X  
Size of Data: ~10,000X



# Principle of Phase Change Memory (PCM)



# 3D-Xpoint Memory and Storage



**Intel® Optane™ Solid State Drives for Consumers**



**Intel® Optane™ Technology Data Center Solution**


Desu-2017

# INTEL® OPTANE™ MEMORY OFFERS BETTER END USER VALUE


16GB Intel® Optane™ memory + 1TB HDD 4GB DDR delivers better responsiveness than 1TB HDD 8GB DDR

## Intel® Optane™ Memory Delivers Visible Benefits

### SYSmark\* 2014 SE Overall Score



## SYSmark\* 2014 SE Comparison




All testing done internally by Intel.  
See Appendix I for System Configuration and testing procedures.  
Note: Some applications and most games may require 8GB of DRAM memory for loading with or without Intel® Optane™ memory.



# Responsive Under Load

Average Read Latency under Random Write Workload



✓ up to **40X faster response time** under workload<sup>1</sup>

✓ Consistently **amazing response time** under load

## Recent Success of Emerging Memories contd.

### Niche Applications

- Everspin<sup>TM</sup> has used its Toggle-MRAM in high cycle, high reliability applications and is pushing upwards in density with STTRAM
- Adesto<sup>TM</sup> has used CBRAM to undercut the cost of EEPROMs and is pushing its technology into NOR densities
- Panasonic<sup>TM</sup> has effectively used metal- oxide RRAM as an embedded memory





## Everspin announced it is sampling a Gbit MRAM chip

- **Gbit chip uses a DDR4 interface and is made in Globalfoundries' 28nm process**


# Adesto Introduces Ultra Low Power EEPROM Mavriq™ DS Memory Family up to 512Kbit density

- It is built on Adesto's RRAM technology, known as Conductive Bridging RAM (CBRAM®)
- It performs read and write operations with 4x less power than competitive solutions, and, in ultra-deep power down mode, uses as much as 50x less power.
- Provides over 100,000 write cycle endurance across the full temperature and voltage range




# Panasonic and UMC Partner for 40nm ReRAM Process Platform

- Enable the integration of PSCS's 40nm ReRAM with UMC's CMOS process to achieve a ReRAM technology platform that incorporates embedded memories in place of flash
- Expected to ship product samples based on UMC's 40nm process in 2018




# STT-MRAM

# The difference in resistance between Parallel and Anti-Parallel spin arrangements of MTJ is the key for STT-MRAM




- Read operation by probing the resistance of the device at low voltage bias

# Thermal Stability Factor ( $\Delta$ ) is the key metric of an MTJ




High thermal stability factor ( $\Delta$ ) is required to reduce the erroneous sensing rate

$$F_{chip} = 1 - \exp \left[ -N \frac{\tau}{\tau_0} \exp \left( -\Delta \left( 1 - \frac{I_R}{I_{CO}} \right) \right) \right]$$




# Write operation consists of transfer of spin-angular momentum from polarized conduction electrons to electrode magnetization



As electrons move through the fixed layer, their spin is polarized to match the fixed layer. When a sufficient density of polarized electron flow is achieved, the free layer changes state to align with the fixed layer


Current Direction



In this switching direction, electrons with spin opposite the fixed layer are reflected back to the free layer causing the free layer to switch to the state opposite to the fixed layer

# Trade-offs of STT-MRAM Writing

- **Non-Deterministic Write**
- STT write process is inherently **stochastic** (*sigmoidal distribution with very long tail*)
- The **stochasticity of switching time is temporal** (*leading to variation in transition time for a single cell*)
- STT vanishes for parallel alignment
- Switching time inversely proportional to angle between the layers
- Thermal fluctuations provide initial 'kick'




## STT stochastic switching behavior


- Increasing the write current value  $I_{WR}$  or driver pulse duration are the most efficient methods to avoid the writing failures
- But lead to significant power, speed, surface overhead storage, and could drive the breakdown or damage of oxide barrier




# Major Challenge for STTRAM



MTJ stack is about 20 nm thick, can be easily integrated into CMOS backend process: ~3 additional masks



Ikeda et al., IEDM2014



## STT-MRAM is well suited for Embedded


- Combines non-volatility, high speed, and infinite endurance
- Higher energy efficiency (mobile and IoT applications)
- Opportunity for eMRAM as Last Level Cache
- Lower Cost

	eMRAM	eFlash	eDRAM	SRAM
Cell size (F <sup>2</sup> )	30-50	30-50	30-90	100-300
Added mask layers	2-3	10-12	4-6	0

Global Foundries has plans to deploy Everspin's p-MTJ STT-MRAM as an embedded 22nm memory - as part of GF's 22FDX platform.

Claims for 22FDX-eMRAM:


- 1,000x faster write speeds
- 1,000x higher endurance
- Scalable beyond 22nm (FinFET or FDX)



**Samsung reaffirms 2018 target  
for STT-MRAM mass  
production**

**TSMC to start eMRAM production in 2018**

## STT-RAM Trade-offs



$$F_{chip} = 1 - \exp \left[ -N \frac{\tau}{\tau_0} \exp \left( -\Delta \left( 1 - \frac{I_R}{I_{CO}} \right) \right) \right]$$


# STT-MRAM may not replace DRAM in the near-future

- **Cost is directly related to density & cell/chip size**
- **Current available scales with transistor size**
- **Standalone DRAM : GB chips, cell size  $\sim 4F^2$**   
F smallest feature at technology node (16/14nm,...)
- **MTJ < 20 nm**
- **Write current < 20  $\mu\text{A}$**
- **TMR  $\sim 300\%$**

Kent & Worledge, Nature Nano (2015)

# Filament RRAM





## Filament ReRAM




**Oxy-ReRAM**



**CBRAM**

# Adesto 512 Kbit EEPROM-compatible CBRAM





- Single supply voltage: 1.65V - 3.6V
- 1.6 MHz maximum clock rate for normal read
- 20 MHz maximum clock rate for fast read
- Byte Write consuming 50 nJ
- 0.25 mA Read current; 1 mA Write current
- Byte Write within 25  $\mu$ s
- Data Retention: 10 years
- Endurance: 10,000 Write Cycles
- Unlimited Read Cycles




**Te---Metalloid Filament!!**

Parameter	Adesto Moneta	Standard EEPROM
Core Supply Voltage	0.97–1.03V	Not Applicable
I/O Supply Voltage	1.65–2.75V	Not Applicable
Single Supply Voltage	Not Applicable	1.7–5.5V
Read Power (500Kb/s)	10 $\mu$ W	1250 $\mu$ W
Lowest Power-Down Mode	.05 $\mu$ W	.25 $\mu$ W
Clock Frequency (Max)	1MHz	20MHz
Operating Temp Range	–40 to +85°C	–40 to +85°C
Write Supply Voltage	3.6–4.4V	1.7–5.5V
Write Power (10Kb/s)	7.5 $\mu$ W	375 $\mu$ W


# Panasonic ReRAM Technology-TaOx based



# Relationships between CF characteristics and density of Vo and retention characteristics



In addition to the process variations, Filament formation, rupture and regrowth are stochastic processes!!




- Local high fields can change due to change in nature of defects and their concentrations ( $> 1 \text{ MV/cm}$ )
- Local power dissipation can alter the local temperatures ( $\sim 1 \text{ TW/cm}^3$ )
- Local electronic current densities can vary ( $> 10^6 \text{ A/cm}^2$ )
- Significant local variations in ionic current densities



**Verify  
& ECC**

**Extensive optimization needed to engineer the tail bits**

# Filamentary ReRAM Distribution Example



**19.7: A 16Gb ReRAM with 200MB/s Write and 1GB/s Read in 27nm Technology**

G. Atwood et al., ISSCC 2014

# Filamentary read current fluctuations




Fig. 1. Measured and calculated distributions of (a)  $R$  and (b)  $R(t)/R_0$  for increasing times 700,  $7 \times 10^3$ , and  $7 \times 10^5$  s. Note the increasing tails in (b) due to current fluctuations. Selected cells A, B, and C are also shown in their final position within the distributions at  $t = 7 \times 10^5$  s.





Fig. 2. Measured  $R$  as a function of time for cells A, B, and C in Fig. 1, showing RW occurring at  $t_{RW}$  and interrupted RTN lasting for time  $t_{ON}$ .

Source: IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 62, NO. 11, NOVEMBER 2015  
 Noise-Induced Resistance Broadening in Resistive Switching Memory—Part II: Array Statistics  
 Prof. Daniele Ielmini, Senior Member, IEEE, Politecnico di Milano, Milan, Italy

FeFET




## Ferroelectric Switching in thin HfO<sub>2</sub> Films





- The stable ferroelectric phase in HfO<sub>2</sub>, the orthorhombic phase Pca2<sub>1</sub>.
- The movement of four active oxygen atoms mainly contributes to the ferroelectric switching.
- The crystal distortion is driven by symmetry conserving phonon modes


# Typical FeFET structure




# Trench-based 3D FeFET memory



Imec's FeFET (Source: Imec)



# Oxygen vacancies movement during wake-up in Ferroelectric Hafnium Oxide



- The duration of the applied electrical field, not the amount of cycles, is essential for the wake-up
- A strong temperature activation of the wake-up
- Attributed to ion rearrangement during cycling
- Resistive valence change mechanism switching can be observed coincident with ferroelectric switching depending on electrodes

# Challenges and Opportunities of EM

# Switching Speed Limitations

Emerging Memories	Fundamentals	Switching Time	Tradeoffs	Bandwidth
PCM	Temperature ramp down for crystallization	100–400nS	Separation of states	9MB / s
STTRAM	Stochastic switching	10-50nS	TDDDB Bit Error Rate	2.66GB/s
Filament RRAM	Ion migration	10–100nS	Retention Separation of states	200MB / s

# Multilevel Challenges

<b>EM</b>	<b>Multilevel Capability</b>
<b>PCM</b>	<b>Drift of the high resistance state</b>
<b>STTRAM</b>	<b>Lack of voltage window Very low difference between states</b>
<b>Filament RRAM</b>	<b>Data retention of partially formed filaments for intermediate states Stochastic behavior</b>

# Endurance Limitations

<b>EM</b>	<b>Endurance Failure Mode</b>
<b>PCM</b>	<b>Atom segregation (local stoichiometry variation) Physical separation of electrode due to volume change</b>
<b>STTRAM</b>	<b>TDDB</b>
<b>Filament RRAM</b>	<b>TDDB Over-accumulation of atoms in filaments</b>



# Read and Write Disturb

<b>EM</b>	<b>Read Disturb</b>	<b>Write Disturb</b>
<b>PCM</b>	<b>Crystallization of the amorphous state</b>	<b>Thermal disturb</b>
<b>STTRAM</b>	<b>Increased probability of stochastic switching</b>	<b>Oxide Breakdown</b>
<b>Filament RRAM</b>	<b>Dissolution of the filament</b>	<b>Excessive filament formation</b>

# Emerging Memory Opportunities

- **SCM: 3D-Xpoint**
- **Niche Applications: CBRAM for EEPROMs and NOR**
- **Embedded Memories: STTRAM and Filament RRAM**
  
- **No EM technology, at this point, that is a serious contender against NAND: lack of MLC, 3-D, etc**
- **No EM technology that can compete with the lower energy and high bandwidth of DRAM, which are directly a result of the DRAM cells low operating energy**

Thanks



**Questions and/or Comments**



# ReRAM Comparison

	Filamentary	Interface
Switching mechanism	<ul style="list-style-type: none"> <li>• Create/eliminate “atomic” wire via oxygen vacancy or metal injection) in switching film</li> </ul>	<ul style="list-style-type: none"> <li>• Bulk resistance change near oxygen donor-electrode interface</li> <li>• Oxygen donor-electrode oxygen exchange</li> </ul>
Switching location	Point based	Area based
Maximum cell current	<ul style="list-style-type: none"> <li>• Compliance current dependent</li> <li>• Cell area <i>independent</i></li> </ul>	<ul style="list-style-type: none"> <li>• Initial (OOF)</li> <li>• Cell area <i>dependent</i></li> </ul>
Resistance fluctuation	<ul style="list-style-type: none"> <li>• High probability (esp. <math>10K\Omega &lt; R_{cell} &lt; 100K\Omega</math>)</li> <li>• Function of compliance current               <ul style="list-style-type: none"> <li>• Low = high fluctuation</li> <li>• High = lower fluctuation; high current density</li> </ul> </li> </ul>	<ul style="list-style-type: none"> <li>• Low probability</li> <li>• Area based conduction</li> </ul>
Retention	Diffusion limited	Diffusion limited


# STT switching current inversely proportional to pulse width but scales with area



# Features and Applications of Panasonic ReRAM (0.18 $\mu\text{m}$ )

<b>Density</b>	<b>64KB</b>
<b>Power Supply</b>	<b>1.1~3.6V</b>
<b>Frequency</b>	<b>10MHz (1.8~3.6V) 1MHz (1.3~3.6V) 40kHz (1.1~3.6V)</b>
<b>Current</b>	<b>2.1mA@10MHz 0.22mA@1MHz 5.6<math>\mu\text{A}</math>@32.768kHz</b>
<b>Endurance</b>	<b>1K (Program Area) 100K (Data Area)</b>
<b>Retention</b>	<b>85°C, &gt;10years</b>


EMBEDDED MCU (MN101LR05D)



# Fujitsu Semiconductor Launches World's Largest Density 4 Mbit ReRAM Product for Mass Production

## Key Specifications

- Product Part Number : MB85AS4MT
- Memory Density (configuration) : 4 Mbit (512K words x 8 bits)
- Interface : Serial peripheral interface (SPI)
- Operating power supply voltage : 1.65V – 3.6V
- Low power consumption :
  - Read operating current : 0.2mA (at 5MHz)
  - Write operating current : 1.3mA (during write cycle time)
  - Standby current :10 $\mu$ A
  - Sleep current :2 $\mu$ A
- Guaranteed write cycles : 1.2 million cycles
- Guaranteed read cycles : Unlimited
- Write cycle time (256 byte page) : 16ms (with 100% data inversion)
- Data retention : 10 years (up to 85°C)
- Package : 209mil 8-pin SOP







## Everspin 256Mb DDR3 Spin-Torque MRAM

**EMD3D256M[08G1/16G2]**

### FEATURES

- Non-volatile 256Mb (32Mb x 8, 16Mb x 16) DDR3
- Supports standard DDR3 SDRAM features
- $V_{DD} = 1.5v \pm 0.075v$
- Up to 667MHz  $f_{CK}$  (1333MT/sec/pin)
- Page size of 512 bits (x8) or 1024 bits (x16)
- On-device termination
- On-Chip DLL aligns DQ, DQS,  $\overline{DQS}$  transition with CK transition
- All addresses and control inputs are latched on rising edge of Clock
- Burst length of 8 with programmable Burst Chop length of 4
- Standard 10x13mm 78-Ball (x8) or 96-ball (x16) BGA Package





	DRAM	PCM	NAND Flash
Page size	64B	64B	4KB
Page read latency	20-50ns	~ 50ns	~ 25 $\mu$ s
Page write latency	20-50ns	~ 1 $\mu$ s	~ 500 $\mu$ s
Write bandwidth	~ GB/s	50-100 MB/s	5-40 MB/s
Erase latency	N/A	N/A	per die ~ 2 ms
Endurance	$\infty$	$10^6 - 10^8$	$10^4 - 10^5$
Read energy	0.8 J/GB	1 J/GB	1.5 J/GB [28]
Write energy	1.2 J/GB	6 J/GB	17.5 J/GB [28]
Idle power	~ 100 mW/GB	~ 1 mW/GB	1-10 mW/GB
Density	1x	2 - 4x	4x


# THE MEMORY TECHNOLOGY EVOLUTION

...Is Not Enough



# Breakthrough Performance

4K 70/30 RW Performance at Low Queue Depth



✓ 5-8x faster at low Queue Depths<sup>1</sup>

✓ Vast majority of **applications generate low QD** storage workloads

# 3D XPoint™ Technology: An Innovative, High-Density Design

## Cross Point Structure

Perpendicular wires connect submicroscopic columns. An individual memory cell can be addressed by selecting its top and bottom wire.

## Non-Volatile

3D XPoint™ Technology is non-volatile—which means your data doesn't go away when your power goes away—making it a great choice for storage.

## High Endurance

Unlike other storage memory technologies, 3D XPoint™ Technology is not significantly impacted by the number of write cycles it can endure, making it more durable.

## Transforming the Memory Hierarchy

For the first time, there is a fast, inexpensive and non-volatile memory technology that can serve as system memory and storage.



3D XPoint™ Technology

Processor

## Stackable


These thin layers of memory can be stacked to further boost density.

## Selector

Whereas DRAM requires a transistor at each memory cell—making it big and expensive—the amount of voltage sent to each 3D XPoint™ Technology selector enables its memory cell to be written to or read without requiring a transistor.

## Memory Cell

Each memory cell can store a single bit of data.




## ~8x to 10x Greater Density than DRAM<sup>1</sup>

3D XPoint™ Technology's simple, stackable, transistor-less design packs more memory into less space, which is critical to reducing cost.



DRAM




3D XPoint™ Technology



# WHAT IS INTEL® OPTANE™ MEMORY?

## 3D XPOINT™ MEMORY MEDIA



Scalability



Cross Point Structure

High Performance



Breakthrough Material Advances



## STANDARD M.2 CONNECTOR MODULAR FORM FACTOR



PCIe\* Gen 3.0x2  
M.2 2280  
Single-sided



## INTEL® RAPID STORAGE TECHNOLOGY



The two physical devices are paired into a single volume

Files needed for important tasks are immediately recognized and accelerated

Over time, frequently used files and applications are monitored and accelerated as well



## INTEL® OPTANE™ MEMORY



M.2 2280

16GB 32GB

FOR 7<sup>TH</sup> GEN INTEL® CORE™ PLATFORM

