

A Novel On-the-Fly NAND Flash Read Channel Parameter Estimation and Optimization

Tingjun Xie Staff Engineer VIA Technologies, Inc. TingjunXie@viatech.com





- Significance of flash read channel parameters
- Overview of existing methods
- Novel on-the-fly read sensing threshold estimation
- Experimental results







- Process uniformity and defects
- Gradual wear
- Data retention
- Program disturb
- Read disturb
- Wide range of working temperature





- New characteristics
- Large process variations
- QLC denser packings
- Ever increasing performance and endurance requirements



Flash Read Channel Parameters Are Vital




- Flash read channel parameters:
 - Sensing points
 - Corresponding Log-Likelihood Ratio (LLRs)
- Narrower Vt window size
 - more prone to high FBC
- Die-to-die, block-to-block, page-to-page variations
 - Need self-adaptive read threshold optimization method
- Greatly impacts quality of service (QoS): throughput, latency and endurance




Illustration of Flash Read Parameters



- Good read thresholds
 - Hard decoding FBC minimized
 - Corresponding LLR optimized
 - Soft Decoding capability maximized
- Bad read thresholds
 - Hard decoding FBC worsened
 - Suboptimal extra sensing points
 - Soft decoding performance compromised








Existing Methods for Estimating Read Thresholds



- Offline Characterization
 - Fixed values of sensing points
 - Fixed values of Log-likelihood Ratio (LLR)
 - Can not well adapt to process variations
 - Usually degraded decoding performance, latency and endurance

- Decision Feedback Based Methodology
 - Complicated interactive mechanism between modules
 - High complexity and handling cost
 - Sometimes ECC dependent



Flash Memory Summit 2017 Santa Clara, CA : Optimized Flash Read Parameters
: Inferior Flash Read Parameters





- On-the-fly identify optimized sensing points and LLRs
- Self-adapt to volatile NAND conditions
- Increase Hard/Soft decoding error correcting capability
- Enhance SSD system quality of service (QoS)
 - Throughput
 - Latency
 - Endurance






- Low-complexity (online estimation)
- Self-adapt to converge at optimized sensing points and LLRs
- Highly robust to asymmetric distribution cases
- ECC independent
- Flexible configurations for the improvement/complexity tradeoff
- Decision feedback is minimal






• 1KB codelength LDPC with rate=0.9













- Flash read parameters play a vital part in the state-of-art SSD system
 - Greatly affects SSD throughput, endurance and latency
- On-the-fly estimation and adjustment of optimized sensing points and LLRs
 - Based on mass distribution from NAND sensing results
 - Low-complexity and self-adaptive solution
 - Independent of ECC schemes and NAND types
 - Effectively improves system performance
- VIA Flash Management Technology takes every possible measure to care for the delicate 3D-NAND flash.



Flash Memory We Are @ Booth #728



			3	-3		1 - Contraction of the contracti		1 H	alls C	& D	1	
							628	729	728 VIA-SSD	829	828	
						627	626	727	726	827	826	C186
VIA Technolog	ies @ Flash Memory Summit			1 1 1 1 CS1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		22 x 20	624	725	724	825	824	65 000 C122
Time	Dracastation				ອີ ເລິ່ງນີ້ 📠		620	721	720	821	820	
Time	Presentation	ല്മാ ലോട്ട്		C49C52C42	R48 2 C58 C57 R46 R44	621	618	719	718	819	818	° 📷 C128 式
Forum E-22	Power Efficient LDPC			• 155	RCE 12 RCE 9 RCE 10	22 x 20	616	717	716	817	816	190
Wed, Aug. 9 3:20 ~ 5:45pm	Technology for High Performance SSDs		FB3 C7 FB1 C6 5	VT67 1ES T/ 20051	RCE7 RCE8 RCE5r	615	614	715	714	815	814	ы VT6719А
3.20 ~ 5.45pm				35 JUD©©		22 x 20		74.4				t 🛄 C126
					R55		610		710		810	
Forum M-22	A Novel On-The-Fly NAND Flash Read Channel Parameter Estimation and			3	C187	609	608	709	708		808	
Wed, Aug. 9			OR38		RCE3	22 x 20	606	707	706	807	806	68 C189
3:20 ~ 5:45pm				DOPXV GS	RCE4							C185 -
		H				601	602	703	702	803	802	
		600	701	700	801	800						

Santa Clara, CA