

Challenges in Preparing SSDs for Qualification Testing

Vishal Devadiya

R&D Application Engineer Advantest America Inc.



Introduction

What is qualification testing for SSD ?



- Engineering Verification Testing(EVT) / Design Verification Testing (DVT) – Check for functionality of the SSD drive
- Reliability Demonstration Testing (RDT) Check for reliability of SSD and data integrity



Introduction

- What is required to prepare SSDs for qualification testing?
 - To make sure there are no functionality issues with the drive
 - Bring up the drive successfully
 - Run IO without any issue
 - If there are issues, find the root cause as fast as possible and fix them



Issues Occur During Preparation

- Power up failure
 - Link training issue
 - Enumeration related issue
- Link retrain/drop issue
- Failure during IO operations
 - Write failure
 - Read failure
 - Data compare failure



Traditional Methods to Debug the Issue

- Perform analysis on available logs from host as well as from drive
- Use protocol analyzer, capture bus trace and perform analysis



PCIe Analyzer on Engineering Tester



Challenges to Capture Trace Using Protocol Analyzer


- Issue may not occur on fixed slot# on tester
- Need to connect multiple protocol analyzers (PA)
- PA interposer may changes properties of the signal
- Cannot stop the on-going test on other DUTs and debug
- Have to reproduce the issue
- Cannot connect PA, if the test is running under thermal environment

Impact: Longer time to identify the issue which result in delay time to market and loss of revenue



Solution: Traffic Capture Tool


- Transaction Layer Packet capture
- Link raining & Status State Machine (LTSSM) capture
- Submission & Completion queue information
- Command log dump







Solution: Traffic Capture Tool

Sample:









Example #1 Power Up Failure

 Drive link up successfully, but did not get ready within CAP.TO timeout (120 sec)



Example #1 Power Up Failure

From TLP Capture:

```
36217.548193680 [ 252]: detla>999999.999 us
                                   ltssm=0b Rcv RLoc lpmsm=1 LPMSM L0
                                                                        11pmsm=0 L1PM L10
                                                                                          TxEI=0 RxEI=0 Clkreq=0
36217.548194786 [ 253]: detla=
                                   ltssm=0e Rcv RCfq
                                                   lpmsm=1 LPMSM L0
                                                                        11pmsm=0 L1PM L10
36217.548194986 [ 254]: detla=
                                                                        11pmsm=0 L1PM L10
                                    ltssm=10 --L0-- lpmsm=1 LPMSM LO LTSSM State = L0 : Link up successfully 0x04000001 0x00000000f 0x0400007c 0xd5d32dc9 0x000000009 0x00680204 0x20000001 0x00000000f (11,0,10) - UP2DN
36217.548195453 [ 255]: detla=
                         0.967 us
                                   ltssm=10 --L0--
                                   0x4a000001 0x04000004 0x00000000 0x436c4100 0x564028a5 0x00000000 0x00000000 0x00000000 (11,0,01) - DN2UP
36217.555287506 [2086]: <--DN1[ Cpl w/ data ]
36217.555585753 [2117]: -->DN1[ Mem32 Write ]
                                   0x40000002 0x000000ff 0xf4c10030 0x0020970d 0x02000000 0x28b8e361 0x40000001 0x0000000f (11,0,10) - UP2DN
                                   36217.555585773 [2118]: -->DN1[ Mem32 Write ]
                                   36217.659045173 [2120]: -->DN1[ Mem32 RdReq
36217.762805893 [2121]: -->DN1[ Mem32 RdReq ]
                                    0x00000001 0x0000000f 0xf4c1001c 0x9b9e56d9 0x00000000 0x00000000 0x00000009 0x0088024c (11,0,10) - UP2DN
                                    0x4a000001 0x04000004 0x00000001c 0x000000000 0x000000000 0x00000001c 0x00000000 (11,0,01) - DN2UP
36217.762811860 [2106]: <--DN1[ Cpl w/ data ]
36217.866586813 [2122]: -->DN1[ Mem32 RdReg ]
                                   36217.866592586 [2107]: <--DN1[ Cpl w/ data ]
                                   0x4a000001 0x04000004 0x00000001c 0x000000000 0x4a0000001 0x04000004 0x00000001c 0x000000000 (11,0,01) - DN2UP
36217.970334353 [2123]: -->DN1[ Mem32 RdReq ]
                                   0x00000001 0x0000000f 0xf4c1001c 0x58669ccb 0x20000001 0x0000000f 0x00000009 0x00280204 (11,0,10) - UP2DN
36217.970340526 [2108]: <--DN1[ Cpl w/ data ]
                                   0x4a000001 0x04000004 0x00000001c 0x000000000 0x000000000 0x00000001c 0x00000000 (11,0,01) - DN2UP
36218.074099953 [2124]: -->DN1[ Mem32 RdReq ]
                                   0x00000001 0x0000000f 0xf4c1001c 0x1f7b8c00 0x00000000 0x00000000 0x00000009 0x00680394 (11,0,10) - UP2DN
36218.074105793 [2109]: <--DN1[ Cpl w/ data ]
                                   0x4a000001 0x04000004 0x00000001c 0x000000000 0x4a000001 0x04000004 0x0000001c 0x00000000 (11,0,01) - DN2UP
36218.177869973 [2125]: -->DN1[ Mem32 RdReq ]
                                   36218.177875986 [2110]: <--DN1[ Cpl w/ data ]
                                   0x4a000001 0x04000004 0x0000001c 0x00000000 0x000000000 0x00000001c 0x00000000 (11,0,01) - DN2UP
```

Flash Memory Summit 2017 Santa Clara. CA



Example #1 Power Up Failure


 Host kept polling for CSTS.RDY bit, drive returned value "0" even after 120 sec

```
36337.410990460 [3259]: <--DN1[ Cpl w/ data ]
                     0x4a000001 0x04000004 0x00000001c 0x000000000 0x1fe5272b 0x468963ef 0xb1010de5 0xflea9166 (11,0,01) - DN2UP
36337.514751413 [3275]: -->DN1[ Mem32 RdReq ]
                    0x00000001 0x0000000f 0xf4c1001c 0x4c9a1821 0x20000001 0x0000000f 0x00000009 0x00280204 (11,0,10) - UP2DN
36337.618508673 [3276]: -->DN1[ Mem32 RdReg ]
                    0x00000001 0x0000000f 0xf4c1001c 0xecfeb59e 0x00000000 0x00000000 0x00000000 (11,0,10) - UP2DN
                                   <u>0x000000000</u>0xa79829a1 0xb1a7bf4f 0xec298056 0xfb987d92 (11,0,01) - DN2UP
                     36337.722278653 [3277]: -->DN1[ Mem32 RdReg ]
36337.722284566 [3262]: <--DN1[ Cpl w/ data ]
36337.826109773 [3278]: -->DN1[ Cfg 0 RdReq ]
```



Example #2 Link Retrain Issue

From TLP Capture: Link retrain in middle of IO operation






Example #2 Link Retrain Issue

From TLP Capture: Continuous link retrain in middle of IO operation as well as during power up operation.

			<u>9 6 6 11 6 1 6 1 6 1 6 1 6 1 6 1 6 1 6 </u>
4687.936806146 [1940]:	delta= 1.206 u	s ltssm=10L0 lpms 1	1
4687.940526620 [1941]:			
4687.940527313 [1942]:			L
4687.940527560 [1943]:			
4687.940528246 [1944]:			
4687.941316026 [1945]:			2
4687.941316740 [1946]: 4687.941316973 [1947]:			
4687.941317673 [1948]:			
4687.945038146 [1949]:			
4687.945038840 [1950]:			
4687.945039093 [1951]:			
4687.945039793 [1952]:			I 1000
4687.958213940 [1953]:			
4687.958214633 [1954]:			
4687.958214880 [1955]:			L
4687.958215566 [1956]: 4687.971389753 [1957]:			
4687.971389753 [1957]:			
4687.971390440 [1950]:			2
4687.971391380 [1960]:			derea 1.100 ds
4687.975111886 [1961]:			
4687.975112580 [1962]:	delta= 1.194 u	s ltssm=0e Rcv RCfg lpmsm=1	
4687.975112813 [1963]:			A CONTRACTOR OF THE CONTRACTOR
4687.975113513 [1964]:			
4687.993734180 [1965]:			
4687.993734873 [1966]:			
4687.993735106 [1967]: 4687.993735793 [1968]:			
4687.993735793 [1968]: 4687.994335886 [1969]:			
4687.994336580 [1970]:			T
4687.994336826 [1971]:			
4687.994337513 [1972]:			
4688.007511680 [1973]:	delta= 13174.667 u	s ltssm=0 Rcv RLoc lpmsm=1	L
4688.007512373 [1974]:			
4688.007512606 [1975]:			
4688.007513306 [1976]:	delta= 1.200 u	s ltssm=10L0- lpmsm=1	-
			delta= 0.733 us
Flash Memory Summit 2017	7		delta= 1.187 us
-			
Santa Clara, CA			1





Example #2 Link Retrain Issue

 Root cause: drive controller failed to select correct preset value during equalization phase



Conclusion:

Using Traffic Capture tools on tester allow to:

- Run test on all slots at the same time, and capture required information to debug the issue
- Capture traffic log at the time of the failure, and not to reproduce the issue
- Flexibility in logic design add/remove logic to capture more information if required

Result: Earlier identification/resolution of device issue resulting in faster time to market





Thank you !!!

Come visit Advantest at booth #606 and 608

Flash Memory Summit 2017 Santa Clara, CA