



Using Simulations to Generate Relevant PCB Constraints for Flash Systems


Alex Tain (Seagate) Nitin Bhagwath (Mentor Graphics)



- Seagate Background
- Problem Statement
- Solution
- Pre-layout and Checklist
 - Sweep Manager
- Post-layout and Checklist
- Summary




Flash Memory Summit





Flash SSD Drive






Problem Statements

- Demand for higher capacity, more flash devices(16+ loads) per package
- Demand for higher speed, ONFI 4.0 @ 800MTS
- Challenging System Signal Integrity
- System failure without robust Signal Integrity



Solution

Easy to use and flexible GUI topology •







Pre-layout Simulation Checklist

What you will need:

- ✓ Controller IBIS file (includes drive strength and terminations)
- ✓ Package stackup, via and trace length
- \checkmark PCB stackup, via and trace length
- Memory EBD(Electrical Board Description) and IBIS files (includes drive strength and terminations)









We can vary the following parameters:

- Package trace length
- PCB trace length
- Drive strength
- ODT settings

Results:

• Validate timing pass ONFI standard



Sweep Manager

5 -	DDRx Batch-Mode Wizard - [FLASH_CH6_System_onfi4.pjh]	_ □
Specify Sweep Settings Specify the Sweep		
Introduction	E V Tranumission lines	7
Initialization	B-TL7	
		Add/Edit Ran
	- I Length = 1.000 in, 2.250 in, 4.500 in, 7.000 in, 8.000 in, 9.000 in, 10.00 in Width = 4.000 mils	Remove Rar
	⊞ πL15	Copy Rang
	₩ TL16	Paste Rang
		Paste Rang
	B Couping0001	as a Lock
	E- I Coupling0004	
	- I Length = locked (interactively) to TL9 Length	
	- TL2. Width of tasce = 4.012 mils	
Stimulus and Crosstalk	Separation between 1L2 and L5 = 8.000 mils	
Sweep Manager	B-Coupling0005	
Simulation Options	DT Models	
Quality Checks	ie III 000T IIII Setting = "0DT 1", "0DT 2", "0DT 3", "0DT 4"	
	→ Mor Setting = UDIT, UDIZ, UDIZ, UDIZ, UDIZ	
	Sweep simulations requested: 28	
	Save (Back Next) Finish Carr	cel Help
		Trop



Pre-layout Results

• • HyperLynx[®] HyperLynx[®] DDR Simulation Report - ONFI4 8dp 16pkg Jul-6-2017 7h-54m DDR Simulation Report - ONFI4_8dp_16pkg_Jul-6-2017_7h-54m Data Write Data Read Data Read er (e.g., "Setup" or "Hold") to view Data Write Worstcases Data Read Worstcases = = -III III tVA(Area Area Margin [mV] Margin (ps) Marg [ps Margin [mV] Margin [V"ns] Margin (ps) Margin [V*ns] Page/End FLASH_CH6_DQ< U09.10 (EBD-M 4.500 in 4.500 in ODT 1 ODT 1 FLASH_CH6_DQ+7 U10.10 (EBD-M1) C1.PAD Pass 4,500 in 185.2 U10.10 (EB0 4 500 in 4 500 in ODT 1 FLASH_CH6_DQ<7 U11.10 (EBD-M1) C1.PAD Pass 4.500 in 4.500 in ODT 1 C1 PAD Pass 7.000 in ODT 1 4.500 in 4 500 in ODT 1 FLASH CHE DQ-7: U00.10 (EBD-M1) 7.000 in 205.0 207.6 209.3 210.2 207.1 209.7 211.3 212.2 199.3 201.7 FLASH_CH6_DQ+7 U01.10 (EBD-M1) C1.PAD Pass 7.000 in 7.000 in ODT 1 7.000 in ODT 1 FLASH_CH6_DQ<7> U02.10 (EBD-M1) C1 PAD Pass 7.000 in 7.000 in ODT 1 FLASH_CH6_DQ<7 U03.10 (EBD-M1) C1.PAD Pass 7.000 in 7.000 in ODT 1 ODT 1 7 000 in ODT 1 C1.PAD Pass FLASH_CH6_DQ+7 U08.10 (EBD-M1) 7.000 in 7.000 in 7.000 in ODT 1 FLASH_CH6_DQ<7 U09.10 (EBD-M1) C1.PAD Pass 7.000 in 7.000 in ODT 1 FLASH CHE DQ<7: U10.10 (EBD-M1) C1 PAD Pass 7.000 in 7.000 in ODT 1 ODT 1 FLASH_CH6_DQ<7 U11.10 (EBD-M1) C1.PAD Pass 7.000 in 7.000 in ODT 1 FLASH CH6 DQ<7 U00.10 (EBD-M1) C1.PAD Pass 8.000 in 8.000 in ODT 1 ODT 1 U01.10 (EBD-M1 C1.PAD Pass 8.000 in 8.000 in FLASH_CH6_DQ FLASH CHE DO-7 U02 10 (EBD-M1) C1 PAD Pass 8 000 in 8.000 in ODT 1 203.2 203.9 201.0 203.6 FLASH_CH6_DO U03.10 (EBD-M1) C1 PAD Pass 8.000 in 8.000 in ODT 1 U10.10 (EBD-7.000 in 8.000 in 8.000 in FLASH CHE DQ<7: U08.10 (EBD-M1) C1 PAD Pass Pass 8.000 in ODT 1 146.1 149.1 C1.PAD U11.10 (EBD-ODT 1 FLASH_CH6_DQ<7 U09.10 (EBD-M1) C1.PAD 8.000 in ODT 1 ODT 1 7.000 in FLASH CH6 DQ(7) U10.10 (EBD-M1) C1.PAD 8.000 in 8.000 in U00.10 (EBD


READ/WRITE passed up to 8 inches of PCB length(8 devices Load)



Post-layout Controller Package and PCB Checklist

Check Package Design for:

- Impedance, Insertion Loss
- Crosstalk in dB for DQ nets
- Trace Length skew between DQ and Strobe
- Check PCB Design for:
- Impedance, Insertion Loss
- Crosstalk in dB for DQ nets
- Trace Length skew between DQ and Strobe
- Check IBIS files for:
- Monotonic





Post-layout Result

				וטט	Simulau			-7-2017_23h-19m 7 _Jui-7 -∠	017_2311-	างกา			- •
													•
Data WY	e Date Read D	Recential Nots											
)ata	Write												
	rite Worstcases												
	To investigate any result	luther, click on the link in (e.g., "Sotup" or "Hold") t	the cell to spen the wave	terns									
	Click on the second-leve	header (e.g., "Margin," "h	esparement," or "PassiT:	al") to sort the table by t	at celumn								
Dat	a Write Wors	tcases											
												Search	= =. <i>.</i> .
		Signal/Controller/ORA		Status				Indephered	Overshoat Area	Undershoat Area	NAC.		VEDL
				51016	Samb	nosa	Oversicot	Understeor	Overshold Area	unterston area	IWW.		VIST
	Signal	Driving Controller.Pin	DRAM.Pin	PassFall	Marqin (ps)	0 Margin (ps)	Bargin [mV]	Marqin [mV]	Margin [V*ns]	Margin [V*re]	Margin (pd)	0 VIII1(AQ	O WHERE O
	Filter	Filter		Filter	Filter	Filter	Filter	Filter	Filter	Filter	Filter	Filter	Filter
49	NF7 DOS BOD	D1 B00.387	U12.42 (EBD-	Pess	224.6	P 11/07	800.0	800.0	0.380	0.380	NO	Page	Pass A
~	141,000,000	01_000.307	U15_801)		140		0000		0.000	0.000			
50	NF7_DO6_800	D1_800.387	U13.42 (EBD-	Pass	223.4	100.4	800.0	800.0	0.380	0.300	NA	Pass	Pass
	NF7 DOG BOD	D1 800.367	U15_B01) U14.42 (EBD-	0	222.4	101.9	800.0	600.0	0.380	0.360	NOL	Page	Pasa
51	NF7_010_800	01_000.38/	U15_001)	Pess	222.*	101.5	600.0	800.0	0.380	0.360	NVA.	1000	1985
52	NF7_D 06_800	D1_800.387	U15.42 (EBD-	Pass	222.1	102.7	800.0	800.0	0.360	0.360	105	Pass	Pass
	1077 0.000 0000	D1 B00.387	U15_B01)								NZ		
53	NF7_D06_B00	D1_B00.387	U4.42 (EBD-U15_B01 U5.42 (EBD-U15_B01		225.2	90.5	800.0	800.0	0.380	0.380	N/A N/A	Pass	Pass Pass
	NF7_DO6_B00	D1_800.387	U6.42 (EBD-U15_B01		225.5	91.2	600.0	800.0	0.380	0.380	N/A N/A	Para	Pass
55		D1_800.387	U7.42 (EBD-U15_B01		224.9	91.6	800.0	800.0	0.380	0.300	NA	Patt	Pass
	NF7 D07 800	D1 800.333	U12.44 (EBD-	Pass	124.6	51.5	800.0	800.0	0.380	0.380	NA	Pass	Pass
			U15_B01)	P 886									
58	NF7_D07_B00	D1_800.333	U13.44 (EBD- U15 801)	Pass	123.0	94.8	800.0	800.0	0.380	0.360	N04	Pass	Pass
620	NF7 DG7 800	D1 800.333	U14.44 (TRD-	Pass	121.9	101.2	100.0	100.0	0.300	0.300	NA	Pass	Pass
69	ww06v_000	57_000.333	U15_B01)	Pass		100.2	800.0	2000	0.000	0.300	10.5	Pass	- 40 A
	NF7_D07_B00	D1_800.333	U15.44 (EBD-	Pass	121.3	103.6	800.0	600.0	0.380	0.360	N04	Pass	Pass
60			U15_801)			50.7		800.0		0.760	102	Pass	
		D1_800.333	U4.44 (EED-U15_B01		124.1		800.0		0.380		N04		Pass
61	NF7_007_800		U5.44 (EBD-U15_B01) Pass		59.3	800.0	800.0	0.380	0.360	105	Page	Pass
61 62	NF7_D07_B00	D1_800.333	LE ALCODURE DO										
61 62 63		D1_800.333	U6.44 (EBD-U15_B01		122.7	58.1	800.0	800.0	0.380	0.390	100	Page	Pass

READ/WRITE passed 4 inches of PCB length, confirming pre-layout simulations



- Use Pre-layout to determine electrical constraints
 - Sweep parameters to find optimal solutions that pass ONFI spec
- Layout the Package/PCB based on optimal solutions
- Use Post-layout to verify Pre-layout results



THANK YOU