



Flash Memory Summit

Design of PRAM-based Persistent NVDIMM Controllers to Prepare the Data Age

Myoungsoo Jung



Computer Architecture and Memory systems Lab.


School of Integrated Technology

Yonsei University



Data Explosion

- 1900** London library (500,000 books)
- 1992** Internet explosion
- 2002** Less than 0.1% is stored on paper
- 2005** 12 stacks of books from Earth to Sun
- 2015** 2 stacks of books from Earth to Pluto




(1) IDC "Worldwide Internet of Things (IoT) 2013-2020 forecast" October 2013. (2) IDC "The Digital Universe of Opportunities: Rich Data and the Increasing Value of the Internet of Things" April 2014 (3) Global Smart Meter Forecasts, 2012-2020. Smart Grid Insights (Zypryme), November 2013 (4) <http://en.wikipedia.org>



TECHNOLOGY

Facebook Privacy: Social Network Buys Data From Third-Party Brokers To Fill In User Profiles

BY AJ DELLINGER ON 12/28/16 AT 4:57 PM



Data

becomes the new currency

2025
163 ZB

(IDC-2017)


It comes as no surprise to any Facebook user that the social network gathers a considerable amount of information based on their actions and interests. But according to a [report from ProPublica](#), the world's largest social network knows far more about its users than just what they do online.



Data Explosion




Storage capacity shipped across all media types
(HDD, Flash, SSD, Tape, Optical, DRAM)






What Can System/Architecture Help?






What Can System/Architecture Help?





What Can System/Architecture Help?



DRAM

New Memory PRAM

Memory Expansion DRAM

NVMe SSD Flash

SATA SSD Flash

DISK


- Make media more Reliable (ECC/LDPC)
- Addressing penalty
- Incarnating heterogeneous memory
- Hiding complexity
- Aggregating storage media
- Higher capacity
- Better performance
- Interface/Protocol

Create 163 ZB (1DC 027)

Store 152B




Cost scaling





Memory Replacement





Architecting Phase Change Memory as a Scalable DRAM Alternative

Benjamin C. Lee†, Engin Ipek†
†Computer Architecture Group
Microsoft Research
Redmond, WA
(blee, ipek, dburger)@microsoft.com

ABSTRACT
Memory scaling is in jeopardy as charge storage and sensing mechanisms become less reliable for prevalent memory technologies, such as DRAM. In contrast, phase change memory (PCM) storage relies on scalable current and thermal mechanisms. To exploit PCM's scalability as a DRAM alternative, PCM must be architected to address relatively long latencies, high energy writes, and finite endurance.

ISCA'09

HPCA'18

Crash Consistency in Encrypted Non-Volatile Main Memory Systems

Sihang Liu¹, Aasheesh Kolli^{2,3}, Jinglei Ren⁴, and Samira Khan¹
¹University of Virginia ²VMware Research ³Pennsylvania State University ⁴Microsoft Research


Abstract
Non-Volatile Main Memory (NVMM) systems provide high performance by directly manipulating persistent data in-memory, but require crash consistency support to recover data
DRAM [12]. These new memory technologies are blurring the difference between storage and memory, making it possible to store and manipulate persistent data in-place in memory. Such systems with non-volatile main memory (NVMM), also referred to as *persistent memory* systems improve the performance of

Accelerating Write by Exploiting PCM Asymmetries

g Zhu
Engineering
@maine.edu
be simultaneously written to a bank. N is referred to as a unit in this paper. Accordingly, writing a cache line of bytes requires multiple serially executed write units, which slows down the overall write performance dramatically. Beside


HPCA'13

Many previous works assume P
RAM's write latency as **similar**
to or slightly worse than DRA
M (**1.5x**)






PRAM Latency Measurement



3x nm PRAM




Our performance measurement on **real** 3x nm PRAM exhibits **expensive** write latency than DRAM (**190x**)



New Memory Placement

- PRAM offers promising read performance, but terrible write latency, compared to DRAM





What Are The Considerations To Design Hybrid Memory (DRAM+PRAM) Controller?




To get insights of controller design, let's understand the details of DRAM and PRAM



DRAM's Multi-bank Architecture

- **Multiple banks** to serve multiple memory requests in parallel
- **Single row buffer** within a bank





Does PRAM have the Same Internal Architecture with DRAM?

Challenge1: PRAM's write latency is long

→ PRAM employs **multiple row buffers**

Challenge2: PRAM's asymmetric latency incurs lots of **bank conflicts**


→ PRAM uses **multi-partition** architecture





PRAM's Multi-partition Architecture

- Multiple partitions **within the bank** for partition-level parallelism
- Multiple row buffers to mitigate long write latency





Can A Conventional DRAM Controller Be Aware of Multi-Partition? (**Inside of A Bank**)

(Revisited) Conventional DRAM scheduler just utilizes **bank-level parallelism**. Cannot see inside of bank!


∴ **Partition-level parallelism** should be supported





How Memory Requests Can Be Scheduled By Exploiting Multi-Partition Architecture?

Limitation of PRAM: In PRAM design, WRITE request blocks whole PRAM bank.





How Memory Requests Can Be Scheduled By Exploiting Multi-Partition Architecture?




Key insight: Although WRITE cannot be serviced, READs can be serviced if partition number is different




Non-Blocking Read Service (NBRS)

Solution: Add a *register* to store 'partition number of WRITE' and compare it with partition number of incoming READ request





Design1: Scheduling Support Module for PRAM-aware New Scheduling Scheme





**Now Requests Are Scheduled.
Then, How Then Can It Serve to
Hybrid Memory?**




JEDEC

Firstly, as is generally known, LPDDR is JEDEC standard low-power memory interface (used for DRAM)



DRAM's Timing (LPDDR by JEDEC)

- 1) Activation: activate target row & write that data to row buffer
- 2) Read/Write: accessing row buffer with column address
- 3) Precharge: charge half-voltage of bit-line





Does PRAM have the Same
Memory Interface (LPDDR2)
with DRAM?




(Revisited) PRAM has a different
architecture with DRAM such as **Multiple
row buffers** and **More larger capacity**

∴ Different interface is required




PRAM's Timing

- PRAM requires different timing model from DRAM
 - NVM memory space is much larger than a DRAM
- 3-Phase addressing (LPDDR-NVM by JEDEC)





Design2: Heterogeneity Support Module for both LPDDR & LPDDR-NVM






**Don't Forget DRAM is For
Cache.
Then, How Caching Can Be
Supported?**

Solution: Keep which data exist in
DRAM (caching info) in **lookup table**.

Moreover, like conventional cache, controller
should have algorithms such as DRAM dataline
update, eviction, and find empty dataline.




Lookup table do not include data value, includes address information






Design3: Caching Support Module for Use DRAM As Inclusive Cache of PRAM





BTW, How Non-Volatility of PRAM Can Be Maintained Although DRAM Is Integrated? (Hybrid)

Challenge of hybrid memory: Data in DRAM will disappear when there is a power failure






FLUSH Operation

Solution: Provide *Flush* operation which moves DRAM data to PRAM. Memory controller generates 'PRAM write' request corresponding to the target DRAM row.


NOTE) 'PRAM write' will be stored in command queue which exists in memory controller. And DRAM dataline is invalidated.





Okay, Data Delivery Is Guaranteed. Is It Good Enough?


Challenge of flush: User believes data has the latest value. But, the memory controller can reorder the order of memory request






FENCE Operation

Solution: Provide *Fence* operation to enforce data delivery order of memory requests. The memory controller can simply add '*fence flag*' to check fenced or not





Design4: Persistent Support Module to Guarantee Data Delivery & Delivery Order





Demo (Track and Field)



DRAM




PRAM



P-NV

DIMM



Performance
comparison (memory
access with synthetic,
read-write inter-mixed
trace)



Demo – Slow Version

DRAM



```
D:\Projects\PRAM\Hotstorage 18*\video>python bibim_test.py ycsb dram
```



ent
memory
sts


PRAM



```
D:\Projects\PRAM\Hotstorage 18*\video>python bibim_test.py ycsb pram
```

Still PRAM
servicing
memory
requests

**P-NV
DIMM**



```
D:\Projects\PRAM\Hotstorage 18*\video>python bibim_test.py ycsb bibim
```





Demo – Normal Version

DRAM



```
D:\Projects\PRAM\hotstorage 18*\video>python bibim_test.py ycsb dram
```



0.105 sec

PRAM




```
D:\Projects\PRAM\hotstorage 18*\video>python bibim_test.py ycsb pram
```



1.27 sec

**P-NV
DIMM**



```
D:\Projects\PRAM\hotstorage 18*\video>python bibim_test.py ycsb bibim
```




0.468 sec




Further Enhancement

New Memory Controller




New Memory Device



L2 cache
On-chip MC1
On-chip MC2

PRAM-based NVDIMM







Further Enhancement

New Memory Controller

New Memory Device







PRAM-based NVDIMM








Prototype Results (APEX MAP for HPC)





Real-Time Data

Number of interactions/capita/day





Amazon won't say if it hands your Echo data to the government

The retail, cloud, and device giant stands as the least transparent of transparent tech companies.

By Zack Whittaker for Zero Day | January 16, 2018 -- 21:36 GMT (05:36 GMT-08:00) | Topic: Cybersecurity in an IoT and Mobile

World

Recommended Content:

White Papers: Shaping The Future Thinkers - Celebrating 25 years of ThinkPad® Innovation

ThinkPad® is shaping the future thinkers to challenge their boundaries to innovate, transform and revolutionise the way we live, work, communicate and entertain. As part of ThinkPad®'s 25th anniversary celebration, Lenovo would like to take a to...

Learn More

16

f 1429

in 384



RECOMMENDED FOR YOU

Shaping The Future Thinkers - Celebrating 25 years of ThinkPad® Innovation

White Papers provided by Lenovo

LEARN MORE

RELATED STORIES

Security

Who owns connected car data?



28 Sep 2015

Matthew DeBord



Latest Articles



Forgotten twice: the untold story of LGBT refugees
Antonio Zappulla 19 Jan 2018

Get ready for the biggest change to driving in the history of the automobile. Transportation and information are converging, at a rate much faster than anyone imagined possible even just a few years ago.

Every major automaker is grappling with the shift. General Motors has made a big bet on high-speed wireless connectivity throughout its vehicle fleet. Luxury carmakers such as BMW and Audi are rapidly enhancing the ability of their cars to be as digitally enabled as smartphones. And Google and Apple are aggressively experimenting with both software and hardware, through Android Auto, self-driving cars, and Apple Car Play.

Here's just one example of how serious this business is for the auto industry. At the 2015 New York Auto Show, Ford CEO Mark Fields held a talk with a small group of executives in which he outlined a long-term future for the automaker...

Amazon won't say if it hands your Echo data to the government

Amazon has a transpar

Three years ago, the re
reveal how many subp
for customer data in a t
regularly published its c

Are Car Companies Going To Profit From Your Driving Data?

so-called advanced mobility community, which collectively has been anticipating

decades and you'll see a world in which cars collect data discretely, in
face where data was freely flowing
huge shift from the days when cars
were in fact a rolling way to escape
tury: printed newspapers, daily mail
ears, as cars have become a crucial

Who owns connected car data?

company's flagship Echo, an "always listening" speaker, collects vast amounts of customer data that's openly up for grabs by the government.

But Amazon's bi-annual transparency figures don't want you to know that

In fact, Amazon has been downright deceptive in how it presents the data


SEE ALL

RECOMMENDED FOR YOU




Endpoint

- Data should be tagged and classified by criticality
 - Security is matter – the private data should be managed by local or endpoint part
- Can we make each device as a standalone accelerator?
 - IoT leverages very power-limited devices
 - Even OS or file system can be a burden for IoT!





Storage-based Accelerator!




Integrate NVM chips into embedded coprocessor.

All cores are directly connected to storage.


Process data within an accelerator.



Overall Architecture




Heterogeneous Platform






NearZero (Results)

**Read-intensive
(processing power/energy)**




**Write-intensive
(processing power/energy)**





One More Direction w/ PRAM



- Full FPGA Automation for SCM-based Storage
- Performance
Latency is sustainable for all random and sequential access patterns

Type	NVMe SSD (ASIC)	New Memory SSD (ASIC)	Our Prototype (FPGA)
Bandwidth (read/write)	1.1~2.3GB/sec	1.5~3.5GB/sec	2.5 ~ 5.2 GB/sec
Latency	15 ~ 150 us	8 us ~ 100 us	11~13 us



Flash Memory Summit



QnA

