



Flash Memory Summit



# *The Engine*

## *SRAM & DRAM Endurance and Speed with STT MRAM*

Les Crudele / Andrew J. Walker PhD



Flash Memory Summit




# Contents

- The Leaking Creaking Pyramid
- STT-MRAM: A Compelling SRAM Replacement
- STT-MRAM: A Unique Endurance Conundrum
- The ENGINE for SRAM & DRAM Endurance and Speed
  - The Physics of the ENGINE
  - ENGINE Emulation
  - Data from Emulated ENGINE
  - ENGINE Benefits – Takes MRAM Mainstream !
  - The Performance, Energy and Cost Advantage
- Conclusions






Flash Memory Summit

# The Leaking Creaking Pyramid (1)





# The Leaking Creaking Pyramid (2)



Memory access energy grows as the “length of the wire” \*

> 60% of system energy used is in data movements to and from DRAM \*\*

\* A. Pedram et al., “Dark Memory and Accelerator-Rich System Optimization in the Dark Silicon Era”, IEEE Design & Test, vol.34, April 2017


\*\* A. Boroumand et al., “Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks”, ASPLOS’18, March 2018



# STT-MRAM : A Compelling SRAM Replacement

## Flash Memory Summit

- ✓ **Size** : Dramatic bitcell reduction
- ✓ **Leakage** : No array leakage
- ✓ **Persistence** : Data retained
- ✓ **On-chip** : Reduces DRAM accesses
- ✓ **Rad-Hard**
- ✓ **But:**
  - Limiting Endurance Conundrum
  - Non-symmetric R/W
  - Disturbs with fast read





# STT-MRAM: A Unique Endurance Conundrum

Flash Memory Summit

Magnetic  
Tunnel  
Junction  
(MTJ)


Free layer ↑ CoFeB

Tunnel barrier MgO

Reference layer ↑ CoPt

- **Low Write Error Rate needs large tunnel current**
  - Limits endurance due to oxide wear out mechanism
- **High endurance with low Write Error Rate needs reduced tunnel current**
  - Make Free Layer magnetically less “stiff”
  - Reduce MTJ area
  - Use special design techniques - **The ENGINE**

## The Stochastic “Top Hat”







# The Physics of the ENGINE

Flash Memory Summit

## The Stochastic "Top Hat"



Log(Write Error Rate)



**Proprietary Circuit Design allows reduced electrical stress**

▪ Results in large endurance increase (~ 6 orders of magnitude)

**Circuit Deals with resultant Write Error Rate increase**

▪ Managed transparently to the user

▪ No change in latency

▪ Allows for faster pulses at high endurance




Flash Memory Summit


# ENGINE Emulation

**Emulation Board**  
(FPGA emulation of Engine)


**Front Panel**  
(Control timing, address, patterns, W/R ops etc.)



**Daughter Board**  
(Contains SPIN's own 4Mb STT-MRAMs)



**Logic Analyzer**  
(Verify addresses, timing, patterns, W/R etc.)









# Data from Emulated ENGINE

Flash Memory Summit



**~ 6 orders of magnitude endurance boost**




# ENGINE Benefits – Takes MRAM Mainstream!

## Flash Memory Summit

- SRAM/DRAM-like Endurance
  - ~ 6 orders of magnitude improvement with circuitry alone
- Symmetric R/W
  - 10ns capable
- Random R/W
  - Looks and feels like an SRAM
- Corrects Read Disturbs allowing Fast Reads
- No user visible errors



# The Performance, Energy and Cost Advantage



- Dramatic area impact
- Maximize large on-chip cache and memory capacity
- Allows persistence on-chip
- Reduces DRAM accesses
- ~ Zero array leakage
- Symmetric Read/Write



# Conclusions

## Flash Memory Summit

- The ENGINE takes MRAM into the mainstream
- Provides a path for MRAM as SRAM/DRAM replacement
- Uses evolving ecosystem for embedded NV MRAM as a foundation
- Combines low Write Error Rates with SRAM/DRAM-like endurance resulting in zero user-visible errors
- Achieves fast and symmetric read and write
- Makes MRAM the most likely candidate for SRAM replacement and, eventually, DRAM