

Self-Adaptive NAND Flash DSP

SCILVABORACIAVIAD LIQUI DOL

Wei Xu

2018/8/9

Copyright © 2018 Maxio Technology All rights reserved.

FMS 2018

Outline



NAND Flash Data Error Recovery

Challenges of NAND Flash Data Integrity

A Self-Adaptive DSP Technology to Improve NAND Flash Memory Data Integrity

NAND Trends

Smaller feature size and more 3-D layers

• Larger Vth variance



- More bits per cell
 - Less Vth margin



1

Maxin Technology

Advanced ECC in Flash Controller



- Advanced ECC technologies are applied in flash controller to compensate the increasing error bits in NAND flash memory
- Due to the soft decoding, the error correction performance of LDPC is significant better than BCH

Data Error Recovery





Mai Technology

NAND Data Read



Non-optimized soft data read degrades the LDPC soft decoding margin



Copyright © 2018 Maxio Technology All rights reserved.



NAND Flash Data Integrity Challenges

- Process variance
 - New layer disparity in 3D NAND
- Program/erase cycling
- Data retention time
- Read Disturb
- Program Disturb
- Wide operation temperature range
- Other unexpected events
-

3D TLC NAND A



3D TLC NAND B



NAND Read Voltage Calibration

NAND read reference voltage calibration significantly improve data integrity

- Less bit errors for hard decoding
- More accurate reliability information for soft decoding



6

Maxic Technology

Real World is Tough



- NAND voltage distribution is the function of too many factors
 - Some factors are impossible to be tracked
 - Retrying all cases leads to long read latency



Self-Adaptive NAND DSP

- Speed up data error recovery for both LDPC hard decoding and soft decoding
 - Collect more information about the read data block _
 - Learn from previous failed LDPC decoding
 - Utilize time and spatial locality to learn from other NAND read data block



8

Ma in Technology



Big Data of NAND Analysis

PE cycle & Retention







Read disturb



Physical Location



Time and Spatial Locality

- Some factors that impact VREF are difficult to track, such as temperature history ...
- However, due to the time and spatial locality of the NAND flash access, we can optimize NAND read reference voltage by learning from history

NAND blocks in a super block are at the similar condition due to the parallelism scheme of NAND write



read in a short time interval.

10

Maxip Technology

Self-Adaptive NAND VREF Tracking Flow



Maxip Technology

Mail Technology

Conclusion

- Despite the impressive growth of bit density, NAND flash memories increasingly subject to worse raw storage reliability.
- Affected by too many process and usage factors, NAND flash characterization of the threshold voltage distribution varies in its life time, which makes it a challenging issue to NAND flash controller.
- Maxio's self-adaptive NAND DSP technology is proposed to dynamically track NAND characterization.
- Besides the static NAND characterization, this DSP technology on-the-fly learns NAND voltage distribution from previous NAND reads and dynamically adjusts the NAND read voltage.
- Combined with strong LDPC codes, Maxio's self-adaptive NAND DSP technology can significantly improve data reliability, extend NAND life time and shorten read response latency.



Thank you!

Copyright © 2018 Maxio Technology All rights reserved.

FMS 2018