



Flash Memory Summit

Layer-by-layer Adaptively Optimized ECC for NAND Flash SSD Storing CNN Weights

Keita Mizushina, Toshiki Nakamura
and Ken Takeuchi

Chuo University, Tokyo, Japan



Outline

- Introduction
- Proposed Layer-by-layer Iteration-optimized Low-Density Parity-Check Error Correcting Code (LBL-LDPC)
- Proposed Layer-by-layer Code-length Adjusted Asymmetric Coding (LBL-AC)
- Proposed Layer-by-layer Adaptively Optimized Error Correcting Code (LBL-ECC)
- Conclusion



Outline

- Introduction
- Proposed Layer-by-layer Iteration-optimized Low-Density Parity-Check Error Correcting Code (LBL-LDPC)
- Proposed Layer-by-layer Code-length Adjusted Asymmetric Coding (LBL-AC)
- Proposed Layer-by-layer Adaptively Optimized Error Correcting Code (LBL-ECC)
- Conclusion




Concept of This Work

- Train network in data center with GPUs
- Store weight data and infer on Edge devices

Store weight data
in SSD

Training
(regulate weight)



Inference (use weight)

Edge Device
Ex) Self-driving car

Load
weight data
from SSD

Proposed SSD

SSD-controller

- Proposed LBL-ECC
- Wear-leveling etc...

TLC NAND flash memory
(store weight data)

Weight data

NAND
flash


Errors occur

Layer-by-layer Adaptively Optimized
Error Correcting Code (LBL-ECC)



SegNet Architecture

- SegNet [2] is deep convolutional encoder-decoder architecture for semantic pixel wise labelling





[2] V. Badrinarayanan et al., *TPAMI*, vol. 39, pp. 2481-2495, Dec. 2017

[3] M. Cordts et al., *CVPR*, pp. 27-30, Jun. 2016



Importance of Weight Data

- Importance of weight data is different among layers





Outline

- Introduction
- Proposed Layer-by-layer Iteration-optimized Low-Density Parity-Check Error Correcting Code (LBL-LDPC)
- Proposed Layer-by-layer Code-length Adjusted Asymmetric Coding (LBL-AC)
- Proposed Layer-by-layer Adaptively Optimized Error Correcting Code (LBL-ECC)
- Conclusion




Low-Density Parity-Check (LDPC) ECC

- LDPC ECC corrects errors gradually by repeating LDPC ECC decoding [4]


Ex.)

Max iteration = 30
in conventional
LDPC decoder



■ Measured BER
 □ LDPC decoding time



1Ynm, TLC NAND flash, @150degC,
 Data-retention time = 4 days, $N_{W/E} = 200$





Concept of Proposed LBL-LDPC


- Layer-by-layer LDPC (LBL-LDPC) adjusts iteration cycle





Performance of Proposed LBL-LDPC


- LBL-LDPC decreases iteration count without accuracy decline
Iterations :
(Layer1, Layer2, Layer3, Layer4)





Performance of Proposed LBL-LDPC

- LBL-LDPC reduces decoding time by 14%





Result of Proposed LBL-LDPC

- Proposed LBL-LDPC decreases decoding time by **14%** compared with conventional LDPC ECC

	Conventional LDPC	Proposed LBL-LDPC (5, 15, 15, 30)
LDPC ECC decoding time	96 μ s	83 μ s

Note: A red curved arrow indicates a -14% decrease in decoding time from 96 μ s to 83 μ s.



Outline



- Introduction
- Proposed Layer-by-layer Iteration-optimized Low-Density Parity-Check Error Correcting Code (LBL-LDPC)
- Proposed Layer-by-layer Code-length Adjusted Asymmetric Coding (LBL-AC)
- Proposed Layer-by-layer Adaptively Optimized Error Correcting Code (LBL-ECC)
- Conclusion



Conventional Asymmetric Coding(AC)

- At high V_{TH} states, many errors occur
- Asymmetric Coding (AC) [5] increases A-state to minimize total errors

1Ynm, TLC NAND flash, @150degC
 Data-retention time = 4 days,
 Write/Erase cycles ($N_{W/E}$)=200







Conventional Asymmetric Coding(AC)

- Flip all bits if “0” is more than “1” and append “1” as flag

Encode AC



Decode AC







Concept of Proposed LBL-AC

- Proposed Layer-by-layer AC (LBL-AC) adjusts AC code length

- No AC (Random) ◇ AC2 (CL : 4)
- △ AC2 (CL : 8) × AC2 (CL : 16)
- * AC2 (CL : 32) CL : code length







Performance of Proposed LBL-AC

- Acceptable data-retention time increases by 3.3 times

- Conventional No AC w/ LDPC ECC (iteration = 30)
- ◇ Conventional AC2 (CL : 4) w/ LDPC ECC (iteration = 30)
- △ Proposed LBL-AC case1 (protect central 6 layers) w/ LDPC ECC (iteration = 30)
- × Proposed LBL-AC case2 (protect central 4 layers) w/ LDPC ECC (iteration = 30)




- Proposed LBL-LDPC w/o AC w/ 30 iterations
- × Proposed LBL-LDPC (5, 15, 15, 30) + Proposed LBL-AC case2





Performance of Proposed LBL-AC

- LBL-AC reduces data-overhead by **26%**





Result of Proposed LBL-AC

- Proposed LBL-AC decreases data-overhead by **26%** compared with conventional AC

	Conventional LDPC ECC	Conventional AC w/ Conventional LDPC	Proposed LBL-AC w/ Conventional LDPC
LDPC decoding time	96 μ s	96 μ s	96 μ s
Flag data overhead rate	0 %	25 %	19 %
Acceptable data-retention time	1.0 day	3.3 days	3.3 days

Note: Red arrows and text in the original image highlight a -26% reduction in overhead rate and a 3.3x increase in retention time for the proposed LBL-AC compared to conventional AC.




Outline

- Introduction
- Proposed Layer-by-layer Iteration-optimized Low-Density Parity-Check Error Correcting Code (LBL-LDPC)
- Proposed Layer-by-layer Code-length Adjusted Asymmetric Coding (LBL-AC)
- Proposed Layer-by-layer Adaptively Optimized Error Correcting Code (LBL-ECC)
- Conclusion



Summary of Proposed LBL-ECC

- Summarize proposed LBL-ECC method



Layer-by-layer Adaptively Optimized Error Correcting Code (LBL-ECC)


Layer-by-layer Iteration-Optimized LDPC (LBL-LDPC)

Layer-by-layer Code-length Adjusted Asymmetric Coding (LBL-AC)



Performance of Proposed LBL-ECC

- Acceptable data-retention time increases by 3.3 times





Result of Proposed LBL-ECC

- Proposed LBL-AC decreases data-overhead by 26% compared with conventional AC

	Proposed LBL-LDPC	Conventional LBL-AC w/ Conventional LDPC	Proposed LBL-AC w/ Proposed LBL-AC
LDPC decoding time	96 μ s	96 μ s	83 μ s
Flag data overhead rate	0 %	25 %	19 %
Acceptable data-retention time	1.0 day	3.3 days	3.3 days



Outline

- Introduction
- Proposed Layer-by-layer Iteration-optimized Low-Density Parity-Check Error Correcting Code (LBL-LDPC)
- Proposed Layer-by-layer Code-length Adjusted Asymmetric Coding (LBL-AC)
- Proposed Layer-by-layer Adaptively Optimized Error Correcting Code (LBL-ECC)
- Conclusion



Conclusion

- Proposed LBL-ECC extends data retention time by **3.3 times**

	Conventional LDPC	Proposed LBL- LDPC (5, 15, 15, 30)	Proposed LBL- LDPC (5, 15, 15, 30) + Proposed LBL- AC Case 2
LDPC decoding time	96 μ s	83 μ s	83 μ s
Flag data overhead rate	0	0	19%
Acceptable data-retention time	1.0 day	1.0 day	3.3 days



Flash Memory Summit

Thank you for your attention

This work was supported by JST CREST
Grant Number JPMJCR1532, Japan




Flash Memory Summit



Soft-decoding LDPC

- Log-likelihood ratio (LLR) is required for LDPC decoding.





Error Prediction (EP-) LDPC

- EP-LDPC is 7-times faster reads than Soft-decoding LDPC




⋮

BER is estimated from some factors of error

- V_{TH} information($\times 7$)
- Inter-cell coupling info.
- Write/Erase cycles ($N_{W/E}$)
- Retention time

⋮


$$\begin{aligned} \text{LLR}(1) &= \ln\{\text{BER} / (1-\text{BER})\} \\ \text{LLR}(0) &= \ln\{(1-\text{BER}) / \text{BER}\} \end{aligned}$$






Advanced Error Prediction (AEP-) LDPC

- TLC NAND Flash memory is sensitive to program disturb errors
- AEP-LDPC can correct more accurately and efficiently by considering program disturb



EP-LDPC[7]

Considering with only data-retention error



AEP-LDPC[8]

Considering with program disturb and data-retention error