



Flash Memory Summit


# LDPC codes expand enterprise-level reliability

Dr. Shiuan-Hao Kuo  
ECC team






Flash Memory Summit







Flash Memory Summit





- Quantize level
- Non-uniform quantize
- Trapping set detection
- Post processing
- Post- post processing




- Density evolution
  - Shift index optimization
  - Weighted trapping set elimination
- Harmfulness of cores
  - Error floor estimation
  - Decoder parameters examination



# Code design

- What is a good LDPC code
  - Sharp waterfall.
  - Low error floor.
- Design criterions
  - A good asymptotic performance.
  - No cycle 4 is allowed.
  - Minimize the count of cycle 6.
  - A feasible encoding algorithm.
  - Anything else?



- Shuan-Hao Kuo, Zhen-U Liu and Jeff Yang, "On practical LDPC code construction for NAND flash applications", Information Theory Workshop (ITW), Nov. 2017.

Harmful trapping sets !

# Importance Sampling



- How to proof error floor beyond  $10^{-16}$  UBER
  - FPGA / ASIC simulation – time consuming / huge cost.
  - High reliability error (on FPGA)– bombard the codeword.
  - Importance sampling (computer / FPGA) – missile attack.

High reliability error test



codeword

Importance sampling





Trapping set



# Importance Sampling



- having samples generated from a different distribution.
- Add biased noise to the position of trapping set cores.
- Trapping set inheritance.
- Size of trapping set.




- RBER 1%, 8 variable node
- Size of CPM is  $p$ .
- Harmful factor  $h$ .
- Weighted FER  $\approx h \times p \times 10^{-16}$




# Post processing




- Methods to dynamically break trapping sets during decoding.
  - Trapping set detection
    - Detection criterion
  - Post processing
    - Variable node
    - Check equation
  - Post-post processing
    - LLR table...etc.
- Tuning decoder
  - Range of values, (non-uniform) quantization level, decoder status indicator ... etc.






- Construct multiple LDPC codes.
  - BASE matrix
  - Girth and small cycles
- Detect and categorize trapping sets.
  - HRE
  - Topology
- Harmfulness – maximum possible error floor by importance sampling.







Flash Memory Summit




- LDPC codes and their list of harmful trapping set
- Decoder algorithm & Post Processing
  - Trapping set detection
  - Trapping set elimination
- Harmfulness after post processing.




Flash Memory Summit 2018  
Santa Clara, CA



Flash M





Flash San






Flash Memory Summit





- Reduce / eliminate harmful trapping sets during code construction


ETS core	416	42b	43g	429	518	52f	52b	52d	53b	45b	45d	71d	71f	72g	74g
	LDPC#1	167	17	3		201	6				10	178	27	21	10
LDPC#2												113		14	8
LDPC#3	54	1			75										





# Algorithm verification

- Example: Non-uniform quantization




LDPC #3, ETS Core416		Original decoder	
RBER 0.01 / biased RBER 0.99		Pass	Fail, FER
NUQ decoder	Pass		4.57176e-18 undetectable
	Fail, FER	1.30449e-09 2.10987e-15	undetectable
LDPC #3, ETS Core518		Original decoder	
RBER 0.01 / biased RBER 0.99		Pass	Fail, FER
NUQ decoder	Pass		2.06629e-19 undetectable
	Fail, FER	7.25905e-11 4.11553e-16	undetectable



# Summary

- LDPC construction
- Decoder algorithm design
- Verification method

Error floor	MLC support	TLC support	QLC support
SMI 1K LDPC code	$<10^{-11}$ FER ( $\approx 10^{-15}$ UBER)	$<10^{-16}$ FER ( $\approx 10^{-20}$ UBER)	Undetectable
SMI 2K LDPC code	$<10^{-13}$ FER ( $\approx 10^{-17}$ UBER)	Undetectable	Undetectable
SMI 4K LDPC code	$<10^{-14}$ FER ( $\approx 10^{-18}$ UBER)	Undetectable	Undetectable





Flash Memory Summit



*SiliconMotion*

[www.siliconmotion.com](http://www.siliconmotion.com)

Thanks for your attention!