



Flash Memory Summit



# Breaking Through “Impenetrable” Barriers

## The Key to the Evolution of Solid State Memory A Pictorial Approach

Andrew J. Walker PhD

Santa Clara, CA  
August 2018



# The Link between $\alpha$ -particles, 3-D NAND and MRAM?

## - Quantum Tunneling

Flash Memory Summit

SEPTEMBER 22, 1928] *NATURE*


Wave Mechanics and Radioactive Disintegration

Much has been written of the explosive violence with which the  $\alpha$ -particle is hurled from its place in the nucleus. But from the process pictured above, one would rather say that the  $\alpha$ -particle slips away almost unnoticed.



RONALD W. GURNEY,  
EDW. U. CONDON.

Palmer Physical Laboratory,  
Princeton University,  
July 30.

$\alpha$ -particles



3-D NAND



STT-MRAM



Flash Memory Summit

# Contents



- What is Tunneling?
- Tunneling in Solid State Memories
  - 2-D NAND
  - 3-D NAND
  - Classic SONOS
  - STT-MRAM
- Tunneling Damage
- The Golden Thread of Tunneling – From Fundamental Physics to Technological Innovation
- The Golden Thread Continues – STT-MRAM: A Unique Tunneling Conundrum
- Tunneling Conclusions
- Tunneling in Silicon Valley
- Acknowledgements

Santa Clara, CA  
August 2018



Flash Memory Summit

# What is Tunneling?



Santa Clara, CA  
August 2018

*Elementary Quantum Mechanics*, R.W. Gurney, 2<sup>nd</sup> ed., Cambridge University Press, 1940



Flash Memory Summit



# Tunneling in Solid State Memories

- **2-D NAND**
  - Charge tunneling to and from a Floating Gate
- **3-D NAND**
  - Charge tunneling to and from:
    - Silicon Nitride (Samsung, Toshiba, WD-SanDisk, Hynix)
    - Floating gate (Intel, Micron)
- **Classic SONOS**
  - Charge tunneling to and from silicon nitride
- **STT-MRAM**
  - Electron tunneling between magnetic metals




Flash Memory Summit


# 2-D NAND



## 128 Gbit 16 nm 2-D NAND from Intel/Micron



Control Gate  
Floating Gate








Dielectrics  
between gates

Tunnel oxide  
(~7 nm)



Flash Memory Summit

# 3-D NAND




Santa Clara, CA  
August 2018

## 86 Gbit V-NAND from Samsung



# Classic SONOS










Flash Memory Summit

# STT-MRAM

*Low resistance P-state Logical "0"*



*High resistance AP-state Logical "1"*





Flash Memory Summit

# Tunneling Damage


- ***Rule of Thumb:***
  - Tunneling creates more damage in thicker tunnel dielectrics
- ***What is thick and what is thin?***
  - $>/\sim 3.5\text{nm}$  is THICK (2-D and 3-D NAND)
  - $</\sim 3.5\text{nm}$  is THIN (Classic SONOS and STT-MRAM)
- ***What is damage and what are the consequences?***
  - Charge trapping:
    - Threshold voltage shifts (in MOS-based memories – NAND and Classic SONOS)
    - Shifts in Current-Voltage characteristics
  - Stress induced damage:
    - Limited retention (in MOS-based memories – NAND and Classic SONOS)
    - Wear out and breakdown



# Flash Memory Summit

# The Golden Thread of Tunneling

## - From Fundamental Physics to Technological Innovation (1)



### MOSFET 1960

**United States Patent Office**  
 3,102,230  
 Patented Aug. 27, 1963  
 Filed May 31, 1960  
**DAWON KAHNG**  
 FIELD CONTROLLED SEMICONDUCTOR DEVICE

**Kahng**

### CHARGE TRAP 1967-68

**Wegener et al.**  
 11.4 THE VARIABLE THRESHOLD TRANSISTOR, A NEW ELECTRICALY-ALTERABLE, NON-DESTRUCTIVE READ-ONLY STORAGE DEVICE.  
 H. A. R. Wegener, H. C. Pao, M. R. O'Connell, and R. E. Glebskiak, Sperry Research Center, Sudbury, Mass.; H. Lawrence Sperry Semiconductor, Norwalk, Conn.

A memory element has been developed that has the structure of a typical silicon planar p-channel enhancement insulated-gate field-effect transistor. The threshold voltage is altered by setting the threshold voltage of the device to a desired value by applying a high (negative) threshold voltage is written by a pulse of a duration of 1 msec or less between gate and substrate. A low threshold voltage is similarly obtained with positive 50  $\mu$ sec pulses. The percentage of stored information has been demonstrated for periods of at least several months.

The storage mechanism will be discussed and experimental data that describe the writing, read-out, and storage characteristics of this device will be presented. The results of its application in various experimental circuits, including a one-by-four electrically-alterable read-only memory, will be given in conclusion.

**JOURNAL OF APPLIED PHYSICS** VOLUME 40, NUMBER 8 JULY 1969  
**Charge Transport and Storage in Metal-Nitride-Oxide-Silicon (MNOS) Structures\***  
 D. FROHMAN-BENTCHKOVSKY AND M. LENZINGER  
 Fairchild Semiconductor, Research and Development Laboratory, 3001 Miranda Avenue, Palo Alto, California 94304  
 (Received 19 February 1969; in final form 31 March 1969)

**Frohman-Bentchkovsky & Lenzinger**

### EEPROM 1978

**United States Patent** [19] **4,115,914**  
 [45] **Sep. 26, 1978**  
**Harari\***  
 ELECTRICALLY ERASABLE NON-VOLATILE SEMICONDUCTOR MEMORY  
 Inventor: Elyahou Harari, Irvine, Calif.  
 Assignee: Hughes Aircraft Company, Culver City, Calif.  
 Appl. No.: 770,346  
 Filed: Feb. 22, 1977

**Electron Emission in Intense Electric Fields.**  
 By R. H. FOWLER, F.R.S., and Dr. L. NORDHEIM.  
 (Received March 31, 1928.)  
*Proceedings of the Royal Society of London, Series A, Containing Papers of a Mathematical and Physical Character, Volume 119, Issue 781 (May 1, 1928), 173-181.*

In order to study the emission through the potential energy barrier of fig. 1 we have only to solve the wave equation

**Fowler-Nordheim** (4)

**United States Patent Office**  
 3,296,670  
 Patented Sept. 14, 1969  
 Sept. 14, 1965  
 M. M. ATALLA  
 3,206,670  
 FOR DEVICES HAVING DIELECTRIC COATINGS  
 Filed March 8, 1960

**Atalla**

**24.3 MONOS MEMORY ELEMENT.** B. V. Keshavan and H. C. Lin, Westinghouse Electric Corporation, Integrated Circuit Division, Linthicum, Md.  
 The use of metal-nitride-oxide-semiconductor structure as a storage element was reported by Szedon in the 1967 Device Research Conference. When such a structure is used as p-channel enhancement mode device, a positive gate voltage exceeding a certain critical value changes the device into depletion mode. Later when a negative gate voltage of the order of this critical voltage is applied, the device changes back to enhancement mode as electron tunneling from the traps in the nitride with a positive semiconductor with negative gate bias.

**Keshavan & Lin**

**A Floating Gate and Its Application to Memory Devices**  
 By D. KAHNG and S. M. SZE  
 (Manuscript received May 16, 1967)

When the emission is of the Fowler-Nordheim tunneling type, then the current density,  $j$ , has the form

$$j = C_1 E^2 \exp(-E_0/E) \quad (2a)$$

In conclusion, it has been demonstrated that the controlled field emission from a buried floating gate may be capacitively induced by using the outer gate electrode. This combination can therefore, be used as a memory device, with holding time as long as the dielectric constant of the gate structure and with continuous nondestructive read-out capability. There seems to be no inherent reason why read-in read-out cannot be performed in a very short time, say in the nanosecond range or even shorter.

**Kahng & Sze\***

**Fowler-Nordheim Tunneling into Thermally Grown SiO<sub>2</sub>**  
 M. LANTIERO AND E. H. HEDGECOCK  
 Fairchild Semiconductor Research and Development Laboratory, Palo Alto, California 94304  
 (Received 20 September 1968)

**Lenzinger & Snow**

It has been shown that the current through thermally grown silicon dioxide is strongly limited. All essential functional dependencies of the Fowler-Nordheim emission theory have been observed. Two discrepancies remain. The absolute value of the current is low by up to one order of magnitude; this is probably related to the initial current shift. Second, the noise of the effective mass  $m^*$  necessary to fit the temperature dependence is incompatible with the slope of the plot. A constant plot, like the one seen experimentally, can be explained. These results are believed to provide the most complete experimental verification of the Fowler-Nordheim emission theory reported to date.

**A NEW FLASH E<sup>2</sup>PROM CELL USING TRIPLE POLYSILICON TECHNOLOGY**  
 FUJIO MASUOKA, MASAMICHI ASANO, HIROSHI IWASHASHI, TEISUKE KOMURO and SHINICHI TANAKA  
 INTEGRATED CIRCUIT DIV. TOSHIBA CORP. KOMUKAI 1, SAIWAIKU, KAWASAKI 210 JAPAN

**Masuoka et al.**

### FUNDAMENTAL PHYSICS 1928

### FLOATING GATE 1967

\* FMS Lifetime Achievement Recipients

### FLASH 1984

Santa Clara, CA August 2018



# The Golden Thread of Tunneling

## From Fundamental Physics to Technological Innovation (2)

Flash Memory Summit

MULTI-BIT  
1992

**NEW DEVICE TECHNOLOGIES FOR 5V-ONLY 4Mb EEPROM WITH NAND STRUCTURE CELL**

M. Momodomi, R. Kirisawa, R. Nakayama, S. Arimoto, T. Endoh, Y. Itoh, Y. Iwata, H. Oodaira, T. Tanaka, M. Chiba, K. Hirota and F. Masuoka

ULSI Research Center  
Toshiba Corporation, Komukai 1, Saiwai-ku, Kawasaki 210, Japan

**CELL OPERATION**

This cell can be programmed and erased by F-N tunneling mechanism. Therefore, current dissipation during these operations is very small. High voltage pulses are generated on the chip from an external single-5V power supply.

Momodomi et al. 412-IEDM 88

NAND FLASH  
1988

**United States Patent** [19] Patent Number: 5,095,344  
Harari Harari\* Date of Patent: Mar. 10, 1992


Structures, methods of manufacturing and methods of use of electrically programmable read only memories (EPROM) and flash electrically erasable and programmable read only memories (EEPROM) include split channel and other cell configurations. An arrangement of elements and cooperation processes of manufacture provide self-alignment of the elements. An intelligent programming technique allows each memory cell to store more than the usual one bit of information. An intelligent erase algorithm provides the useful life of the memory cells. Use of these various features provides a memory having a very high storage density and a long life, making it particularly useful as a solid state memory in place of magnetic disk storage devices in computer systems.

**United States Patent** [19] Patent Number: 5,297,148  
Harari et al. Harari\* Date of Patent: Mar. 22, 1994

A system of Flash EProm memory chips with controlling circuits serves as non-volatile memory such as provided by magnetic disk drives. Improvements include selective multiple sector erase, in which any combinations of Flash sectors may be erased together. Selective sectors among the selected combination may also be de-selected during the erase operation. Another improvement is the ability to remap and replace defective cells with substitute cells. The remapping is performed automatically as soon as a defective cell is detected. When the number of defects in a Flash sector becomes large, the whole sector is remapped. Yet another improvement is the use of a write cache to reduce the number of writes to the Flash EProm memory, thereby minimizing the stress to the device from undergoing too many write/erase cycling.

SYSTEM FLASH  
1994

LIMIT of 2-D NAND FLASH  
~2016



\* FMS Lifetime Achievement Recipient





Flash Memory Summit

# The Golden Thread of Tunneling

## From Fundamental Physics to Technological Innovation (3)

Rise of 3-D NAND FLASH  
> 2013



Santa Clara, CA  
August 2018






Flash Memory Summit


# The Golden Thread Continues: STT-MRAM: A Unique Tunneling Conundrum

Magnetic  
Tunnel  
Junction  
(MTJ)



- **Low Write Error Rate needs large tunnel current**
  - Limits endurance due to oxide wear out mechanism
- **High endurance with low Write Error Rate needs reduced tunnel current**
  - Make Free Layer magnetically less “stiff”
  - Reduce MTJ area
  - Use special design techniques (see “The Engine” presentation)

## The Stochastic “Top Hat”





Flash Memory Summit


# Tunneling Conclusions

- A long and illustrious history
- The foundation of many solid state memory technologies
- Creates damage and must be monitored
  - Circuits and systems can take advantage of the physics knowledge
- Continues to grow in importance:
  - 3-D NAND evolution
  - STT-MRAM
  - Other 3-D solid state memory approaches



Flash Memory Summit

# Tunneling in Silicon Valley Fairchild 1967-68



Lab Notebook #764  
Martin Lenzlinger

Type ② characteristics, see to be temperature independent, they fit a Fowler-Nordheim plot, resulting in reasonable values for the Si-SiO<sub>2</sub> and Al-SiO<sub>2</sub> barrier height.  
Conclusion: The current through the oxide is limited by the tunneling injection.

Signature M. Lenzlinger Date Nov. 1, 67  
Read and Understood (obtain two signatures):

- DATE: January 25, 1968
- LIST:  
xxx R&D - D. Forsythe  
A. Grove  
T. Klein  
G. Moore  
R. Seeds  
E. Snow  
L. Vadasz
- M.V - H. Blume  
J. Kelley  
P. Mogensen  
G. Vashel  
M. Wilder

Santa Clara, CA  
August 2018





Flash Memory Summit

## Acknowledgements

- Eli Harari – Founder of SanDisk
- Dick James – Chipworks/TechInsights
- Malcolm Longair – University of Cambridge
- Thomas Boone – Spin Transfer Technologies
- Shustek Center at The Computer History Museum
- Cambridge University Press