



Flash Memory Summit



Memory Class Storage

Bill Gervasi

Principal Systems Architect

bilge@Nantero.com

Santa Clara, CA
August 2018



Flash Memory Summit



DRAM Treadmill




Santa Clara, CA
August 2018



Flash Memory Summit



Where is DRAM Headed?



Santa Clara, CA
August 2018



Flash Memory Summit



DDR5 Ends at 32Gb??? Really???

But the DDR5 data sheet shows a 64Gb chip!

However, to get 64Gb, you have to give up 3DS...

32 Gb Addressing Table

Configuration	8 Gb x4	4 Gb x8	2 Gb x16
# of Bank Groups	8	8	4
Bank Address	BG0-BG2	BG0-BG2	BG0-BG1
Bank Address in a BG	BA0-BA1	BA0-BA1	BA0-BA1
Row Address	R0-R16	R0-R16	R0-R16
Column Address	C0-C10	C0-C9	C0-C9
Page size	1KB	1KB	2KB

64 Gb Addressing Table

Configuration	16 Gb x4	8 Gb x8	4 Gb x16
# of Bank Groups	8	8	4
Bank Address	BG0-BG2	BG0-BG2	BG0-BG1
Bank Address in a BG	BA0-BA1	BA0-BA1	BA0-BA1
Row Address	R0-R17	R0-R17	R0-R17
Column Address	C0-C10	C0-C9	C0-C9
Page size	1KB	1KB	2KB

Function	Abbreviation	CS	CA Pins													
			CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	CA10	CA11	CA12	CA13
Activate	ACT	L	L	L	R0	R1	R2	R3	BA0	BA1	BG0	BG1	BG2	CID0	CID1	DDPID
		H	R4	R5	R6	R7	R8	R9	R10	R11	R12	R13	R14	R15	R16	CID3/R17
Write	WR	L	H	L	H	H	L	BL*=L	BA0	BA1	BG0	BG1	BG2	CID0	CID1	CID2/DDPID
		H	V	C3	C4	C5	C6	C7	C8	C9	C10	V	AP=L	WR _{Partial} =L	V	CID3
Read	RD	L	H	L	H	H	H	BL*=L	BA0	BA1	BG0	BG1	BG2	CID0	CID1	CID2/DDPID
		H	C2	C3	C4	C5	C6	C7	C8	C9	C10	V	AP=L	V	V	CID3




Flash Memory Summit



Remind Me What 3DS Is...


**Chip IDs (CIDs)
select a DRAM
within a stack**



Up to 16
32Gb DRAMs
may be stacked

CA12	CA13
CID1	CID2/ BBFID
R16	CID3/ R17

Only 8
64Gb DRAMs
may be stacked




16 x 32 = 8 x 64 = 512Gb per 3DS stack maximum



The Universe of Storage Class Memories (Persistent Memories)

Many technologies coming online to fill the gap between DRAM and Flash





Overview: Storage Class Memories

	DRAM	MRAM	ReRAM	PCM / 3DXpoint	FeRAM	Flash
Non-volatility	No	Yes	Yes	Yes	Yes	Yes
Endurance	10^{15}	10^9	10^6	10^6	10^{14}	10^3
Read Time	10 ns	50 ns	200 ns	100 ns	50 ns	50M ns
Write Time	10 ns	1000 ns	1000 ns	1000 ns	50 ns	25M ns
	Memory	Storage Class Memory				Storage

Chasm

Changing “SCM” to “Persistent Memory” doesn’t help...
In fact, it may make it less clear...




Flash Memory Summit




The NVDIMM-P Protocol

NVDIMM-P protocol invented to handle memory with low endurance



Optional external energy source

Non-deterministic credit based system allows time for “clean-up”




Out-of-order data returned with ID




Flash Memory Summit


Nantero NRAM™



Carbon nanotubes connected or split using electrostatic force




Stochastic array of tubes forms a resistive matrix



Stackable into a crosspoint memory array



Unlimited Write Endurance



NRAM carbon nanotube bonds are atomic
Once made, they stay connected until disrupted

Insensitive to heat, radiation, etc.

No CNT failure has been detected

Unlimited write endurance expected



Flash Memory Summit

DDR4 NRAM




What can you do with a 10 ns core speed?

Not only perform as a DDR4 SDRAM


With non-volatility

And add the ECC on-the-fly function of DDR4E





RDIMM = NVDIMM



With inherent non-volatility,
an RDIMM is an NVDIMM

No need for backup & restore procedure
nor for battery backup




Flash Memory Summit



Introducing Memory Class Storage

Industry primed for a DRAM replacement technology



Santa Clara, CA
August 2018



Memory Class Storage vs SCM

Non-volatility
Endurance
Read Time
Write Time

DRAM	NRAM
No	Yes
10^{15}	10^{15}
10 ns	10 ns
10 ns	10 ns

Memory & Memory Class Storage

MRAM	ReRAM	PCM / 3DXpoint	FeRAM
Yes	Yes	Yes	Yes
10^9	10^6	10^6	10^{14}
50 ns	200 ns	100 ns	50 ns
1000 ns	1000 ns	1000 ns	50 ns

Storage Class Memory

Flash
Yes
10^3
50M ns
25M ns

Storage

...aka "Persistent Memory"



When DRAM Ends...

DRAM

End of the line
32Gb mono
512Gb 3DS

8Gb→16Gb DDR4→5
3DS 8H → 16H 16Gb→32Gb



...NRAM just begins...


DRAM

End of the line
32Gb mono
512Gb 3DS



NRAM


Roadmap continues
512Gb mono
8Tb 3DS





Flash Memory Summit

Density Roadmap



Santa Clara, CA
August 2018



Flash Memory Summit




Will DDR5 Let Us Deliver?

Existing

Function	Abbreviation	CS	CA Pins													
			CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	CA10	CA11	CA12	CA13
Activate	ACT	L	L	L	R0	R1	R2	R3	BA0	BA1	BG0	BG1	BG2	CID0	CID1	CID2/DDPID
		H	R4	R5	R6	R7	R8	R9	R10	R11	R12	R13	R14	R15	R16	CID3/R17



New Command



Santa Clara, CA
August 2018

Proposal before the JEDEC Committee



Extended Addressing Protocol

64 Gb Addressing Table, Option 2				
Configuration		16 Gb x4	8 Gb x8	4 Gb x16
Bank Address	Bank Group Address	BG0~BG2	BG0~BG2	BG0~BG1
	Bank Address in a BG	BA0~BA1	BA0~BA1	BA0~BA1
	# BG / # Banks per BG / # Banks	8 / 4 / 32	8 / 4 / 32	4 / 4 / 16
Extended Row Address		R17	R17	R17
Row Address		R0~R16	R0~R16	R0~R16
Column Address		C0~C10	C0~C9	C0~C9
Page Size		1 KB	1 KB	2 KB
Chip IDs / Maximum 3DS Stack Height		CID3~0 / 16H	CID3~0 / 16H	CID3~0 / 16H

1 Tb Addressing Table				
Configuration		256 Gb x4	128 Gb x8	64 Gb x16
Bank Address	Bank Group Address	BG0~BG2	BG0~BG2	BG0~BG1
	Bank Address in a BG	BA0~BA1	BA0~BA1	BA0~BA1
	# BG / # Banks per BG / # Banks	8 / 4 / 32	8 / 4 / 32	4 / 4 / 16
Extended Row Address		R17~R21	R17~R21	R17~R21
Row Address		R0~R16	R0~R16	R0~R16
Column Address		C0~C10	C0~C9	C0~C9
Page Size		1 KB	1 KB	2 KB
Chip IDs / Maximum 3DS Stack Height		CID3~0 / 16H	CID3~0 / 16H	CID3~0 / 16H

**Extends addressing to 4Tb (512 GB) per die
or 64Tb (8 TB) per 3DS stack**



The Post-DRAM Age is Inevitable



Deep Learning

Self Driving

Data Mining

Artificial Intelligence

In-memory Computing

Memory demand is only headed north

What are you going to do after 32Gb?



Summary

DRAM is going away after 32Gb

“Storage Class Memory” fills a gap between DRAM and Flash

NVDIMM-P protocol allows SCM to share a DRAM channel

NRAM defines a new “Memory Class Storage” category

MCS = Unlimited write endurance and full DRAM speed

NRAM process roadmap extends beyond DRAM by > 16X



Questions?

Bill Gervasi
Principal Systems Architect
bilge@Nantero.com