

Using MRAM to Enable Power Loss Protection of Data for NVMe

Pankaj Bishnoi

Director of Business Development Everspin Technologies

Flash Memory Summit 2019 Santa Clara, CA





Why STT-MRAM is a great choice?

- **Persistence –** STT-MRAM is inherently a non-volatile memory technology. No batteries or bulk caps needed
- Density 1Gb density provides bigger persistent buffer sizes for most applications in limited board space
- Throughput performance R/W DDR4 w/ x16 interface provides throughput of 2.7GBps with single device
- Data endurance Endurance in excess of 10's of billions of cycles does not require any wear-leveling for NVMe block workloads
- Latency response time / QoS (ns) Design built with STT-MRAM provides ultra low and deterministic latencies with virtually no tail
- Data retention time (Years) Provides data retention for up to 10+ years at 85C
- Bit error rate (BER) Enable enterprise class designs with off the shelf SEC-DED ECC schemes
- Product reliability Develop highly reliable and top quality products without worrying about operating temperature range, capacitor and battery problems





STT-MRAM: Use cases for NVMe designs?







STT-MRAM: Target NVMe Applications









PLP Write Buffer for NVMe SSD





STT-MRAM can make your QLC based NVMe designs faster, better, more reliable and durable





NVMe SSD Implementations





OPEN CHANNEL/ZNS SSD



Flash Memory Summit 2019 Santa Clara, CA



Fabric Accelerator Purpose

Higher Performance & Agility

- Provide sub-µSec latency from wire to application data persistence
 - Kernel bypass
 - Host CPU bypass
 - Host memory bypass
 - Peer-to-Peer data transfers
 - RDMA termination
- Offload CPU computation cycles
- Customer configurable offload engines
 - ARM CPU code or FPGA code
- Provide higher write/read data throughput
- Enable simpler, lower power and lower cost appliance designs
 - Without need for x86 Server CPUs i.e. target ARM



2



NVMe Target System





Sister acceleration card next to offload 2. device

Flash Memory Summit 2019

Santa Clara, CA

NVMe Target System



9

System CPU

2

©2019 Everspin Technologies. All rights reserved.

NVMe SSDs







Why MRAM for Storage Accelerators



- Better Reliability
- Better IOPs and Latency performance
- Thermal Performance
- Better long term TCO
- Better U.2 form-factor product
- No waiting for battery or supercaps recharge on boot
- No serviceability of battery or supercaps required

Wrap-up: STT-MRAM in a NVMe Ecosystem



Flash Memory Summit 2019 Santa Clara, CA

Design your next NVMe product with STT-MRAM

Buy MRAM enabled DDR IP from Synopsys or Cadence

SYNOPSYS[®]

Design VIP:

David Pena djap@cadence.com

cādence®

Design IP: Mark Greenburg

mgreenberg@cadence.com

Use standard SEC ECC to achieve 1E-20 UBER

Dedicated ECC: No change required

Inline ECC: Supported

Minimal FW changes required for MRAM support and it will eliminate complex PLP design

DDR IP **incorporates power on/off sequences** required for persistence

3 SSD controller companies planning to support STT-MRAM

MRAM based SSDs will be shipping in 2020

Flash Memory Summit 2019 Santa Clara, CA

Backup

STT-MRAM: Low Latency Write Burst Buffer

GET HIGHER OVERALL SYSTEM APPLICATION PERFORMANCE BY USING STT-MRAM AS WRITE BUFFER

- Variable Rate
- Bursts
- Latency sensitive

Persistent write buffer

Application Requirements

Power Loss Protection Persistent Data Low Latency & High Performance

©2019 Everspin Technologies. All rights reserved.

Written to in big block sizes

