



Mahendra Pakala

Managing Director | Advanced Products & Technology Applied Materials, Inc.

New Memory Application Space

Applied Solutions for MRAM

MRAM Scaling (Process and Device)




New Memory Application Space

Applied Solutions for MRAM

MRAM Scaling (Process and Device)



Emerging Memory | Markets





Al – Big Data Driving a Renaissance of Hardware **Development and Investment**

	INITIAL DEPLOYMENT	CLOUD	EDGE
Accelerators GPU, TPU, ASICS, FPGAs	Now	√	Autos
Near Memory DDR, SRAM, HBM, NAND, SCM	Now to 2 years	√	✓
New Memory MRAM, ReRAM, PCRAM, FeRAM	Now to 5 years	✓ ←	
In-Memory Compute Analog, ReRAM, PCRAM	2 to 5 years	✓ ←	
Novel HPC Quantum, Synaptic	5 to 10 years	√	\rightarrow


New Memory Outlook



		Performance						
		STT MRAM	HfOx FEFET	NRAM	OXRAM	CBRAM	PCM	
	MEMORY	LRS HRS FL COFEB MgO RL COFEB [Co/Pt]y Ru [Co/Pt]x [Co/Pt]x	Low Vt High Vt Gate Hfox ++++++++ channel Channel	Low R High R Electrode (TiN) Electrode Electrode (TiN)	LRS HRS Electrode Electrode TaO _x TaO _x Ta ₂ O ₅ Ta ₂ O ₅ Electrode Electrode	LRS HRS Electrode Electrode Cu/Ag reservoir Electrode Electrode	LRS HRS GeSbTe GeSbTe Electrode Electrode	
	Standalone* (node)	256Mb/1 Gb (40/22nm, ES/GF)	R&D	R&D	4 Mb (180nm, Fujitsu)	R&D	128 Gb (20nm, Intel, Micron)	
	Embedded* (node)	< 100 Mb (2xnm SEC, TSMC)	R&D	R&D	64 kB (180nm, PAN)	0.512 Mb (> 100nm, Adesto)	128 Mb (28nm, ST)	
	Cell Size (F2)	10 – 20	10 - 20	< 4 - 8	< 4 – 8	< 8 – 16	< 4 - 8	
	Deposition	PVD	ALD	Spin Coat	PVD	PVD	PVD	
	Etch	IBE / RIE	NA	RIE	RIE	RIE / IBE	RIE	

- PCRAM, STT MRAM and RERAM (OxRAM and CBRAM) enter volume manufacturing phase
- PVD is preferred process to deposit these complex material systems
- RIE is preferred etch process. IBE being introduced for scaled STT MRAM

Example of Elements to Enable New Memories



PCM, Selector

- M-K. Lee. IEDM 2012
- G.H. Kim. APL 2012
- L. Zhang, IEDM 2014

STT-MRAM

K. Ando, JAP 2014

FE-FET

- X. Tian. APL 2018
- A. Pal, APL 2017

CBRAM

 Adesto Technologies, IEEE 2013 talk




New Memory Application Space

Applied Solutions for MRAM

MRAM Scaling (Process and Device)




STT MRAM Fabrication | Typical Process Flow



MTJ Module conveniently inserted in logic flow with up to 4 additional masks²

² Optional bottom and top contact and mark open mask steps

MTJ Module Fabrication | Critical Steps



Critical: Controllability of uniformity, stoichiometry, structure, interfaces & damage free patterning MTJ CD of 20-50nm and dense pitch is desired



MTJ Module Fabrication | Wafer Fab Equipment

Bottom Electrode CMP

MTJ Stack Dep

MTJ Pillar Patterning

MTJ Etch & Encapsulation

Oxide Fill & CMP

LK Prime™

Endura[™] Clover

Centura[™] Sym 3

Centura[™]

Producer™
















MTJ Stack Dep: Endura[®] Clover[™] MRAM PVD System



- Ultra-high purity environment for pristine film and interface → UHV platform (low E-9)
- Complex cell stack → Multi-cathode Clover PVD chamber
 - ► Complex stack: 10+ materials with 30+ layers
 - Ultrathin film in the range of a few angstroms
- High quality tunnel barrier → Clover PVD RF-MgO chamber
 - Critical for high on/off signal and endurance
- Special treatments → Cooling/Anneal chambers
 - Surface preparation, thermal treatment for optimal performance
- Stability in HVM → OBM real-time monitoring



30+ Layers, 10+ Materials in Single Integrated System



Integrated Material Solution with Multi-Cathode Chambers for Complex MRAM Stack




New Memory Application Space

Applied Solutions for MRAM


MRAM Scaling (Process and Device)




STT MRAM Scaling




Reduce pitch/CD to increase bit density (reduce cost / bit)






Pitch Scaling

Key Scaling Challenge: Reducing yield loss (shorts and opens) as cell pitch shrinks






Pitch scaling to next node (pitch ~ 130-150nm) demonstrated. Sub 100nm pitch area of development



CD Scaling

Key challenge: Maintaining / reducing device resistance to conform to V_{DD}. Benefit: Positive impact on endurance




MgO tunnel oxide breakdown voltage / t₆₃ improves as CD (size) is reduced from thermal effect



CD Scaling

Key challenge: Increased distributions for device resistance (and magnetics)




TMR%¹ constant with CD. Resistance distributions CV² slightly worse for smallest CD

¹ TMR: Tunnel magneto-resistance ² CV: Coefficient of Variation



MgO Thickness (RA) Scaling

Reducing MgO tunnel oxide thickness to reduce Resistance and V_{DD}




MgO tunnel oxide breakdown voltage improved by optimizing PVD process / in-situ treatment



Data Retention at Low Programming Current (Spin Efficiency)

Key challenge: Maintaining data retention while reducing program current, as CD scales




Materials Engineering of PVD Stack enables longer data retention while reducing programming current




New Application: SRAM Cache Scaling and MRAM

Cache use in Processors



SRAM cell area scaling challenged




- MRAM has potential to replace SRAM as cache to increase density, if performance becomes comparable
- Additional applications possible due to non-volatility of MRAM

* Glossarv

SOT: Spin Orbit Torque STT: Spin Transfer Torque

Beyond STT MRAM: SOT MRAM for L1/L2 Cache

Difference & Similarities between STT and SOT MRAM



Fast write of < 1 ns possible for SOT MRAM, potentially with infinite endurance (> 1E12)



Summary

- Multiple emerging memory technologies (STT MRAM, PCRAM and RERAM) entering manufacturing phase
 - Addressing different application (Embedded vs NV RAM vs SCM) in different markets (IOT, AI/Data Center)
- Manufacturing challenges with complex materials have previously limited new memory adoption -> Innovative PVD and Etch Technologies enable High Volume Manufacturing
- Scaling path for STT MRAM beyond 22nm node is robust, with many options to improve performance and reduce bit cost that would further drive new applications
- STT / SOT MRAM are promising candidates for high performance non-volatile cache with higher density/capacity than 6T SRAM



