



Flash Memory Summit

# The future of RRAM : From Embedded Application to In Memory Computing and Beyond


Jianguo Yang

Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics of the Chinese Academy of Sciences, China



# Embedded Memory Application Scenarios

- The System-on-a-chip (SOC) is widely used in IoT, industrial, Intelligent Edge Devices etc.
- Embedded memory is a basic component of the SOC, accounting for more than 70% area.





**IoT**

**Industrial**

**Autonomous Cars**

**Consumer Electronics**







# Scaling Challenges

Flash Memory Summit

- eFlash is facing major scaling challenges due to rising fabrication complexity/costs for technology nodes  $\leq 28\text{nm}$
- In high-end processors and mobile AP will occur later due to more strict scalability requirements ( $\leq 14\text{nm}$ ).



eFlash scaling challenges in 28nm and below :

- Extra 9-12 masks , high cost
- Scaling lead low reliability
- Hard to integrate with logic process




New embedded memory technologies at advanced process nodes are needed!



# Evolution of the Emerging Non-volatile Memory Market

- Compared to stand alone, the embedded emerging NVM market is relatively small,
- A few RRAM-based microcontrollers (MCUs) are available on the market
- All top foundries are now getting greedy with 28/22nm technology processes for STT-MRAM




- STT-MRAM will be the first to take-off in the coming years and will lead the embedded emerging NVM market segment, then RRAM

Source: Yole development



# Market Entry Strategies





Source: Yole  
2018


- Both small companies and big companies are focusing on emerging embedded memory
- In the embedded business, the top foundries including big IDMs are the key players



# SOC Voltage and Temperature Trend




- As technology scales down, the trend of voltage and temperature of SOC makes circuit performance variation larger



- Embedded memory must meet SOC trend
- Voltage and temperature aware design is required
- The variation of the emerging memory cells make circuit complicated




# The Structure of RRAM Device




- Simple structure based on backend
- Strong scalability
- CMOS compatibility
- 3D feasibility



# 28 nm ReRAM Chip



## 1T1R RRAM Cell




## IMECAS & SMIC


**Density :** 1Mb  
**Tech node :** 28nm

### Function :

- ☐ read & write access to single byte with verify
- ☐ read & write access to single bit with DMA mode



## IV of RRAM Cell







Category	1T1R RRAM
Device	Switch layer Material <u>TaOx</u>
structure	Electrode Material( BE/TE ) Cu/W
Forming	1.5~3V
VSet(V)	0.8 V~1.5V
VReset(V)	-0.5 V~-1.5V
R_HRS/R_LRS	>100
Retention	<u>10v@85C</u>
Cycling	1 M
Cell Size	40nmx40nm
Technology node	28nm
Memory array size	1kb, 1Mb
Processing temperature	<400C
Drop-out Cause	Stuck at LRS








# 3D RRAM







# Embedded Memory for Computing

Flash Memory Summit



VGG-16 Recognition on LFW*	
Classes	5760
Accuracy	92.5%
Complexity	15.4 <b>GMACs</b>
Model Size	15 <b>MB</b>
Processing Energy / frame @ 1 TOPS/W	~ 30 mJ/f ~ 900 mW @ 30 fps




Source:ISSCC2019, ISSCC 2018 , Chang M.F.

- High performance embedded memory is required
- Beyond Von Neumann (new) architecture in embedded application is required
- Always-on application requirement high energy efficiency-low power memories



# In Memory Computing




- ? The traditional information system adopts the architecture of separation of computing and storage. The data is transmitted between the CPU and the memory, and the power consumption is large and the speed is slow.
- ? The IMC adopts the architecture of storage and computing together, which eliminates the data transmission process and greatly improves the information processing efficiency.◦



# Memristor - ideal neuromorphic biomimetic device

**Memristor:** M-I-M structure, the resistance can be tuning under the applied voltage, its resistance value is non-volatile.




- ☐ **Storage and computation fusion:** the resistance state is related to the excitation history and is non-volatile;
- ☐ **High parallelism:** cross-array structure for easy interconnection;
- ☐ **High energy efficiency:** speed  $\sim$  ns, energy consumption  $<$ pJ;
- ☐ **High-density integration:** scaled down to the nm scale and easily integrated in 3D.




# Development and Challenge of Neuro Computing Based on Memristor


The University of Michigan first proposed the use of memristors to simulate synaptic-related functions




University of California implements a perceptron using a 12 x 12 memristor array




University of Michigan uses 1kb memristor array combined with sparse coding algorithm for image recognition



Japan National Materials Research Institute uses the simulation of synaptic forgetting and learning processes















IBM Labs implements neuron IF simulation using a memristor



Nano Lett., 2010; Nat. Mater., 2011; Nature, 2015; Nat. Mater., 2016; Nat. Nanotechnol., 2016; Nat. Nanotechnol., 2017









# Synaptic realization based on memristor

DEVICE STRUCTURE	I-V	LTP&LTD	STDP(overlapping)
 <p>Cu a-Si Pt</p>	 <p>Current (<math>\mu\text{A}</math>) vs Voltage (V)</p>	 <p>Conductance (<math>\mu\text{S}</math>) vs Pulse number</p>	 <p>Weight change (%) vs <math>\Delta t</math> (s)</p>
 <p>Pd HfO<sub>2</sub> TiN</p>	 <p>Current (A) vs Voltage (V)</p>	 <p>Conductance (<math>\mu\text{S}</math>) vs Pulse Number (#)</p>	 <p><math>\Delta W</math> (%) vs <math>\Delta t</math> (<math>\mu\text{s}</math>)</p>
 <p>Pd HfO<sub>2</sub> WO<sub>x</sub> W</p>	 <p>Current (A) vs Voltage (V) @ <math>I_{CC} = 1\text{mA}</math></p>	 <p>Conductance (<math>\mu\text{S}</math>) vs Number (#)</p>	 <p><math>\Delta W</math> (%) vs <math>\Delta t</math> (<math>\mu\text{s}</math>)</p>




# Membrane biomimetic realization based on memristor

Flash Memory Summit





# Do Not Forget Security




Source: CISCO / National Cable & Telecommunications Association

- Billions of devices connected
- Strong demand for hardware secure communication
- Embedded memory play a key role in security
- TRNG & PUF with emerging memory is hot






# Write Speed Variation of RRAM



Self adaptive write algorithm


Ref: Xiaoyong Xue et al., VLSI2012, Fudan



- Both set and reset have large speed variation
- Using reset speed variation as entropy source
- Given long time to generate more response bits




# Reset Time Variation






# The Mechanism of Speed Variation

- ❑ The fluctuation of  $V_o$  trap and de-trap.
- ❑ For oxide-based RRAM, the  $V_o$  traps line up to form a CF (conductive filament).
- ❑ Set and reset operation cause recombination (de-trap) and generation (trap) of  $V_o$  at the interface, which further leads to the connection and rupture of CF, respectively.
- ❑ The  $V_o$  quantity after trap and de-trap is sensitive to PVT variation among cycles and locations.






# Self-adaptive write driver






# PUF Circuit Implementation



- The counter stop at the reset end point.
- The RESET speed variation was translated into a digital response




# Timing waves of PUF circuit



- The speed variation was translated to a 16 bits digital outputs
- The digital bits were written back into arrays



# RRAM Embedded Memory with TRNG



NIST TEST	P-value	Result
Frequency	0.412	PASS
Block Frequency	0.153	PASS
Cumulative Sums	0.551	PASS
Runs	0.743	PASS
Longest Runs of ones	0.583	PASS
FFT	0.514	PASS
Rank	0.397	PASS
Universal Statistical	0.093	PASS
Approximate Entropy	0.166	PASS
Linear complexity	0.045	PASS





Ref: 1. Jianguo Yang etc., *ISCAS 2017* ;2. Jianguo Yang, *ASICON 2015*

- The physical characteristics of the RRAM itself have security features
- Embedded memory is also used as TRNG source



# RRAM Embedded Memory with PUF

Flash Memory Summit



Ref: Jianguo Yang et al., *ESSCIRC & ESSDERC 2018*




- The PUF is integrated with 256Kb embedded RRAM based on 0.13  $\mu\text{m}$  process.
- Embedded memory is also used as hardware security module





# The Future of Embedded memory

Flash Memory Summit



- 1. Device
- 2. Chip and algorithm
- 3. Application driven



- 1. TRNG
- 2. PUF
- 3. System level anti-attack



- 1. Hybrid architecture for embedded applications
- 2. Device, circuit, system, packaging co-design



Flash Memory Summit

# Thank you!



Flash Memory Summit

# The future of RRAM : From Embedded Application to In Memory Computing and Beyond

Jianguo Yang

Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics of the Chinese Academy of Sciences, China