



Flash Memory Summit



# Physical Chip-ID based Encryption and Security in SSD Controller

Data governed IoT via Flash  
presented by FOREMAY

Hiroshi Watanabe

# World Demand on Data Free Flow

- Data is the New Oil.
  - BigData & AI
- Global Consensus on Data Governance
  - World Economic Forum, G20 Osaka
  - Data Free Flow with Trust (DFFT)
- Trusted Data Flow is really valuable

# Data Free Flow with Trust (DFFT)

What can make us trust flowed data?




Trust → Traceability → When, Where, What → Recorded in a ledger

In Cyber network:

- When → timestamp
- Where → IP address

Editable →

MAC address?




Authentication of  
physical entity in  
cybernetwork

In IoT network:

- Where → which device



Logical address is public in the network because it is address in the network. If it is protected by encryption, it cannot serve as address.



- A hacker may replace logical address B with logical address B'.
- He doesn't need to break encryption.



# Man-in-the-middle attack



A hacker can, even though communication data is encrypted,

- ① INSERT an irregular data (e.g. noise) into between A and C.
- ② DELIVER an irregular data as a regular node.

Ex1) Jamming

Ex3) fatal to BigData      Ex2) fake news

**Impossible to assure data governance in IoT only with encryption.**



# Man-in-the-middle attack



**Impossible to protect auto-driving & smart factories only with encryption.**





# Concept

**Physical and logical addresses are connected uniquely in a chip.**




**Physical network meets Cybernetwork.**



**Data-governed IoT**

## Public Key Encryption



# Chip Experimental

<b>Stable shipment in large quantity</b>	√
<b>Longevity ( &gt;10 yrs )</b>	√
<b>Temperature (-40 ~105° C)</b>	√
<b>Humidity (0 ~ 100%)</b>	Undergoing

**5G requires stable volume shipment & environmental toughness.**


**Reference: Technologies 2019, 7(1), 2**





# FPGA test

1Gb DDR3 DRAM  
(in SSD controller)



Module-1


Terminal Image

```

#S3 44
.....
Step2: Challenge and response (non scramble)
.....
# Challenge #
44 44 44 44 44 44 44 44 44 44 44 44 44 44 44 44
44 44 44 44 44 44 44 44 44 44 44 44 44 44 44 44
44 44 44 44 44 44 44 44 44 44 44 44 44 44 44 44
44 44 44 44 44 44 44 44 44 44 44 44 44 44 44 44
44 44 44 44 44 44 44 44 44 44 44 44 44 44 44 44
44 44 44 44 44 44 44 44 44 44 44 44 44 44 44 44
44 44 44 44 44 44 44 44 44 44 44 44 44 44 44 44
.....
0f 80 a0 92 99 4c 11 04 20 42 00 8d 99 1c 21 21
01 41 06 80 1a 88 10 40 12 00 90 71 01 12 20 cd
16 88 42 01 0c 34 0a 1c 04 0a 20 c3 25 42 00 85
02 88 84 33 02 01 89 8a 47 3c 00 10 f4 49 09 00
ee 01 b2 da 1c 39 49 80 10 23 74 00 f4 49 00 00
83 71 c9 20 14 28 40 c9 cb 63 60 70 70 80 00 07
4a e2 46 23 e1 05 44 3c 82 ac ad 24 1c 1b 00 1a
83 05 e1 60 08 a1 23 45 1c 00 25 32 04 20 ad 93
.....
# Response #
4b c4 e3 01 86 58 4b 84 86 71 c3 01 85 65
45 05 42 c4 9c cc 54 04 56 44 d4 39 95 51 84 84
82 cc 0f 45 48 2b 4e 53 45 4e 84 94 61 04 c1
46 cc d1 77 7f 80 9e 54 67 30 44 60 04 44 44
aa 45 19 8e 58 0f 09 61 54 67 30 44 60 04 44 44
c7 35 84 21 51 6e 07 9c 81 27 2a 81 04 44 43
0e a8 02 67 a5 41 00 78 c5 ac a3 60 58 51 44 5e
1d 41 a5 24 4c a5 8c 07 58 44 81 c6 40 84 e4 c7
.....

```

Concept for Module-1






Chip physical random code using redundancy, converted to 2048bits.



# Output independency

Challenge to each chip

```
## Challenge ## -----
6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f
6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f
6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f
6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f
```



```
## Response ## -----
8e ee 7d 27 ea b0 37 eb 5f 0e 1b e2 02 3a 4e 4e
ed 5f b0 cf 61 cf 3f f7 b6 0c 9f 6e ce fd 4f a8
33 05 6b 4d 82 ee 21 4f e0 8d e2 8b 56 36 6f f0
34 e2 1a 3c 65 cf ce a6 34 53 4a fd 64 06 c6 ec
S2(Challenge and Response (non scramble)) End.
```

```
## Response ## -----
ae cf 69 ee 15 af ed 6b 56 5f ca aa 3a 2f 6f 56
bc 9c 2f ea 02 0c ee 66 26 39 f1 66 34 5d 6c 16
4e dd 7f df fb 2a 0d 73 ae af 1f 4f c6 58 b2 6a
ea e4 fb fb b5 6f 0f 67 d6 65 f8 25 4b d8 4f 6d
S2(Challenge and Response (non scramble)) End.
```

```
## Response ## -----
2b 77 4f e5 6d 3f ff 6d e9 65 4e 29 5d 2d 7d 47
4f 68 03 8f 63 ef af 73 69 ef 4f 6d 27 79 6f ff
7f 66 f5 cf 46 33 33 6f 2c 78 c6 0d 4b 19 ef 76
2b 03 2c 8d 48 67 62 f7 3b 6e fe 6a 2f 5c 6e 6f
S2(Challenge and Response (non scramble)) End.
OK>#S2 6f
=====
```

OK>#S2 6f

=====  
Step2: Challenge and response (non scramble)  
=====

## Challenge ## -----

6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f  
6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f  
6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f  
6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f

## DDR data ## -----

44 18 20 8a 02 50 90 02 86 0a 21 46 32 42 12 28  
20 07 6c e0 0c 80 c0 1c 06 80 20 02 48 16 00 90  
10 09 9a a0 29 5c 5c 00 43 17 a9 62 24 76 80 19  
44 6c 43 e2 27 08 0d 98 54 01 91 05 40 33 01 00

## Response ## -----

2b 77 4f e5 6d 3f ff 6d e9 65 4e 29 5d 2d 7d 47  
4f 68 03 8f 63 ef af 73 69 ef 4f 6d 27 79 6f ff  
7f 66 f5 cf 46 33 33 6f 2c 78 c6 0d 4b 19 ef 76  
2b 03 2c 8d 48 67 62 f7 3b 6e fe 6a 2f 5c 6e 6f

S2(Challenge and Response (non scramble)) End.

OK>



Prim



# Summary

- Cybernetwork meets IoT Network via flash memory chip.
- Chip-level Trustworthy Data Free Flow by Flash memory
- Acknowledgement
  - Presented by FOREMAY
  - ROHM and LAPIS to co-work for FPGA test.