



Flash Memory Summit

# Error Handling Technologies for QLC-Based Storage System

Wei Lin

Sr. System Architect, Phison Electronics Corp.


[wei\\_lin@phison.com](mailto:wei_lin@phison.com)



# Outline

- Introduction to QLC NAND
- Performance issue of QLC
- Reliability issue of QLC
- Algorithms to improve QLC Performance & Reliability
- Conclusions

# Memory-density trend since 2003.



A 120mm<sup>2</sup> 16Gb 4-MLC NAND Flash Memory with 43nm CMOS Technology, ISSCC, 2009



# QLC is not a New Idea


ISSCC 2009 / SESSION 13 / FLASH MEMORY / 13.6

## 13.6 A 5.6MB/s 64Gb 4b/Cell NAND Flash Memory in 43nm CMOS

C. Trinh<sup>1</sup>, N. Shibata<sup>2</sup>, T. Nakano<sup>2</sup>, M. Ogawa<sup>2</sup>, J. Sato<sup>2</sup>, Y. Takeyama<sup>2</sup>, K. Isobe<sup>2</sup>, B. Le<sup>1</sup>, F. Moogat<sup>1</sup>, N. Mokhlesi<sup>1</sup>, K. Kozakai<sup>1</sup>, P. Hong<sup>1</sup>, T. Kamei<sup>1</sup>, K. Iwasa<sup>2</sup>, J. Nakai<sup>2</sup>, T. Shimizu<sup>2</sup>, M. Honma<sup>2</sup>, S. Sakai<sup>2</sup>, T. Kawaai<sup>2</sup>, S. Hoshi<sup>2</sup>, J. Yuh<sup>1</sup>, C. Hsu<sup>1</sup>, T. Tseng<sup>1</sup>, J. Li<sup>1</sup>, J. Hu<sup>1</sup>, M. Liu<sup>1</sup>, S. Khalid<sup>1</sup>, J. Chen<sup>1</sup>, M. Watanabe<sup>1</sup>, H. Lin<sup>1</sup>, J. Yang<sup>1</sup>, K. McKay<sup>1</sup>, K. Nguyen<sup>1</sup>, T. Pham<sup>1</sup>, Y. Matsuda<sup>2</sup>, K. Nakamura<sup>2</sup>, K. Kanebako<sup>2</sup>, S. Yoshikawa<sup>2</sup>, W. Igarashi<sup>2</sup>, A. Inoue<sup>2</sup>, T. Takahashi<sup>2</sup>, Y. Komatsu<sup>2</sup>, C. Suzuki<sup>2</sup>, K. Kanazawa<sup>2</sup>, M. Higashitani<sup>1</sup>, S. Lee<sup>1</sup>, T. Murai<sup>1</sup>, K. Nguyen<sup>1</sup>, J. Lan<sup>1</sup>, S. Huynh<sup>1</sup>, M. Murin<sup>1</sup>, M. Shlick<sup>1</sup>, M. Lasser<sup>1</sup>, R. Cernea<sup>1</sup>, M. Mofidi<sup>1</sup>, K. Schuegraf<sup>1</sup>, K. Quader<sup>1</sup>

<sup>1</sup>SanDisk, Milpitas, CA

<sup>2</sup>Toshiba, Yokohama, Japan



### Equation of cell-to-cell interference

$C_T$  = Total Cap of FG

$C_N = 2C_{BL} + C_{WL} + 2C_{diagonal}$

$W_{Tar}$  = Vth distribution width just after program to target level

$W_{Low}$  = Vth distribution width just after program to lower level


DV = Vth shift by cell-to-cell coupling effect when neighbor cell is programmed

$$(1) DV_{Low \rightarrow Tar} = (V_{Tar} - V_{Low}) \times \frac{C_N}{C_T}$$

$$(2) V_{Tar} + W_{Tar} > V_{Low} + W_{Low} + DV_{E \rightarrow Low}$$



$$(3) DV_{E \rightarrow Low} = (V_{Low} - V_E) \times \frac{C_N}{C_T}$$

### Cell-to-Cell Coupling Trend







# Complicated Programming Sequence





Step 1  
Tprog = 1.9ms



Step 2  
Tprog = 3.99ms



Step 3  
Tprog = 5.86ms



A 120mm<sup>2</sup> 16Gb 4-MLC NAND Flash Memory with 43nm CMOS Technology, ISSCC, 2009



Flash Memory Summit

# Why Stop 10 years ago?

- Performance
- Reliability





# NAND Comparison- QLC mode

	2D-TLC	3D-TLC	3D-QLC
Cell architecture			
Multi-level per cell			
Error behavior (C2CI+Vth window)	Δ	o	x
Program algorithm	Multi-pass	Single-pass	Multi-pass
Performance	Δ	o	x
Reliability (DR/RD...)	Δ	o	x
DPPM issue	-	WL leakage (Program operation)	



# Phison's DSPand System Algorithm

	3D-QLC	Phsion algo.
Cell architecture		
Multi-level per cell		
Error behavior (C2CI+Vth window)	Bad	<ol style="list-style-type: none"><li>1. C2CI-HB decode</li><li>2. C2CI-SB decode</li><li>3. Open BLK RAID</li><li>4. Dynamic program mode selection</li></ol>
Program algorithm	Multi-pass	
Performance	Bad	
Reliability (DR/RD...)	Bad	
DPPM issue	WL leakage (Program operation)	






# Problems for Using QLC NAND

- Performance
- Reliability
  - DPPM
  - Tight Read Margin




# Dynamic Buffer for TLC

- TLC





# Dynamic Program Mode Selection







# Problems for Using QLC NAND

- Performance
- **Reliability**
  - DPPM
  - Tight Read Margin




# DPPM Issue in 3D NAND Flash

	2D-TLC	3D-TLC	3D-QLC
Cell architecture			
DPPM issue	n/a		WL open/ short, WL leakage (Program operation)




# DPPM Issue in 3D NAND Flash

Case1: WL open



**1-WL RAID Protection**  
**SUB number= Y**  
**RAM Buffer=  $4 \cdot 16 \cdot Y$  KB**

Case2: WL short




**m-WL RAID Protection**  
**SUB number= Y**  
**RAM Buffer=  $4 \cdot 16 \cdot Y \cdot m$  KB**




# DPPM Issue in 3D NAND Flash

Case3: Memory hole open



**SUB RAID is required**  
**RAM Buffer= BLK size/ X**  
**(X: number of SUB fail)**

Case4: DSG WL induce BLK fail




**BLK RAID is required**  
**RAM Buffer= BLK size**



# DPPM Issue in 3D NAND Flash

## Case5: Multi-plane fail induces by WL leakage



**Worse Case:**

**BLK RAID is required**

**RAM Buffer= BLK size \* plane number**


**(3D NAND QLC BLK size~ 24~80MB)**





# Open BLK RAID Protection

## Host data Write: Open BLK




**NOTE:**

In order to protect Multi-WL and BLK fail case  
Open BLK RAID can protect the data corruption  
during program operation




# What is Cell to Cell Interference (C2CI)




Capacitance ~ 1/distance

## 2D Structure



## 3D Structure




$$C_{2D} < C_{3D}$$

Where,  
 $dW_{2D} < dW_{3D}$   
 $dB_{2D} < dB_{3D}$




# Cell to Cell Interference (C2CI)






# Cell to Cell Interference (C2CI)



$$\Delta V_t(t) = V_{CG} + (C_\alpha / C_{FC}) V_\alpha - \beta t_{ox} / \gamma \ln\{(BA \cdot t / C_T t_{ox})\}$$




# Cell to Cell Interference (C2CI)





# Cell to Cell Interference (C2CI)







# C2CI + Vth window




2D-TLC	3D-TLC	3D-QLC
--------	--------	--------

w/o C2CI  
(Program WLn only)



Overlap area  
~ Error bit

w/i C2CI  
(Program WLn & WLn+1)



Error behavior (C2CI+Vth window)	Poor	Better	Bad
-------------------------------------	------	--------	-----



# Single/Multi-pass Program algorithm

	2D-TLC	3D-TLC	3D-QLC
Program algorithm	Multi-pass	Single-pass	Multi-pass
Scenario 1 (1-pass)	n/a	8	n/a
Scenario 2 (2-pass)	n/a	n/a	8-16 program
			16-16 program
Scenario 3 (3-pass)	2-4-8 program	n/a	2-4-8 program
	8-8-8 program		
Performance	Poor	Better	Bad

NOTE: 2-4-8 program algorithm @ WL<sub>n</sub>

3 time program event is required (i.e. 3-pass)

- 1<sup>st</sup> program: input 1 page data (L page)
- 2<sup>nd</sup> program: input 2 page data (L+ M page)
- 3<sup>rd</sup> program: input 3 page data (L+ M + U page)





# Performance Comparison

	2D-TLC	3D-TLC	3D-QLC
Performance	Poor	Better	Bad
Plane per die	2	Up to 4	Up to 4
Erase time (typ.)	5 ms/BLK	10 ms/BLK	10 ms/BLK
Program throughput (typ.)	15MB/s	80MB/s	20MB/s
Read throughput (typ.)	400MB/s	800MB/s	500MB/s

NOTE:

2D-TLC & 3D-QLC multi-pass program

System support is required

1. SLC to TLC/QLC copy-back method  
→ High SLC endurance is required...
2. Pre-read with ECC correction method  
→ System error handling is complex...  
(power cycle, open BLK, Fake 0xFF data...)



# Reliability (DR/RD/XT...)

	2D-TLC	3D-TLC	3D-QLC
Reliability (DR/RD...)	Poor	Better	Bad
1yr Data retention	PE 300	PE 1500~3000	PE 1000
Read disturbed (BLRD)	3k	10k	<3k
Cross temperature	$\Delta T < 40^{\circ}\text{C}$	$\Delta T > 70^{\circ}\text{C}$	$\Delta T < 40^{\circ}\text{C}$


NOTE:

The major reliability concern is endurance cycle  
System can cover others reliability item  
(Ex. read disturbed can be detect and refresh)



# C2CI Cancellation


w/o C2CI



Default read (Opt.)


w/i C2CI

LDPC- HB decode



Read level 1 (Group<sup>+</sup>)  
Read level 2 (Group<sup>-</sup>)

LDPC- SB decode




LLR set 1 (Group<sup>+</sup>)  
LLR set 2 (Group<sup>-</sup>)




# C2CI Cancellation- LDPC HB decode

## C2CI compensation algorithm- HB decode




## Correction capability improvement






# C2CI Cancellation- LDPC SB decode

## C2CI compensation algorithm- SB decode



RI(j) =Reliability information- LLR  
 j=SB rank index,  $V_{SB}^{(j,n)}$  =SB read voltage  
 n=Program state,  $\sigma_n$  = Standard deviation of program state n  
 $\beta^{(j)}$  = Shrink coefficient for SB rank j

## Correction capability improvement





# Conclusion

- Dynamic program buffer is proposed to optimize the system performance.
- New block RAID algorithm is proposed to reduce the SRAM size and parity size for 3D NAND Flash
- Adaptive DSP is used to improve the correction capability by modifying the LLR value according data in adjacent WL.